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SECTION I
1.0	 INTRODUCTION
As monolithic silicon integrated circuits perform more
function6 per substrate area, it becomes imperative that studies
be made defining integrated circuit reliability characteristics 	 I
while these circuits are still using relatively simple construction
techniques. This is particularly true for linear circuits in which
a greater sensitivity to parameter changes within the circuit is
suggested by engineering intuition. This program was proposed, in
response to a request for quote issued by NASA's George C. Marshall
Space Flight Center, Huntsville, Alabama, to explore the reliability
of four types of linear circuits that have potential use in future
NASA programs and thus achieve, by testing, a reliability figure
of merit for each circuit.
The linear integrated circuit family now includes advanced
circuit performance characteristics with the same potential re-
liability as found in digital integrated circuits and with a circuit
cost" not much greater than that of.the discrete silicon transistor.
Yet the use of circuits with unknown or unproven reliability, as
att.ract1,ve as their other features-may be, should not be permitted
in programs demanding highly reliable performance from all its pants
until these circuits have been shown to merit consideration, Gaither
through extensive reliability testing or as a result of considerable
field experience. Therefore, this program was undertaken in 1966 to
study the reliability of two classifications of linear integrated
circuits (the operational amplifier and the differential amplifier)
made by different manufacturing processes (Table 1-I). Eight hundred
test samples were selected. These samples were equally divided between
the MC-1530F operational amplifier, the MC-1525G differential amplifier,
the MC-1519G differential amplifier, all manufactured by Motorola, and
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the SN-526 operational-differential amplifier manufactured by Texas
Instruments. Its goals were to complete a study that would design
or evaluate screening tests and estimate their effectiveness, develop
or define methods for linear circuit reliability analysis and stress
evaluation, develop a method for predicting early failures, estimate
the life expectancy of these circuits, and consider stresses associated
with handling, testing and installation in equipment. This report
summarized the results of this program.
1.1	 GENERAL PROGRAM INTRODUCTION
1.1.1	 Survey of Available Literature
A survey of existing reliability physics literature and
semiconductor test reports was conducted to support the design phase
of the test program. In this r,-.irvey, 217 documents or articles were
reviewed. Included in the data, selected were previous studies and
tests, publications, articles in professional journals, and presen-
tations made at the various symposia conducted in the reliability
engineering field. Section V discusses this survey in more detail.
A listing of the reference material is in the Appendix.
At the conclusion of this data search,, the failure
mechanisms were categorized with respect to the region or area of
the complete integrated circuit affected, e.g., bonds, interconnects,
passivation, surface contamination, bulk defects, and other mis-
cellaneous failure-mechanisms. These dominant failure mechanisms
and their applicable subdivisions were then used in the analysis of
the manufactv,ring processes by which the different parts were con-
structed to design the specific details of the test program. The
classifications of potential failures that Motorola selected for
final reject classifications are summarized in the following para-
graphs. A brief description of each failure mechanism is included
under each reject classification. Table 1-II lists in outline'
form by major O Iles, each failure mechanism.
1-3
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TABLE 1-II
DATA SURVEY FAILURE MECHANISM CLASSIFICATION
I. Intermetallic Compound Formation Failure Mechanisms
II. Wire Bond Failure Mechanisms 	 X
a. Underbonding
b. Overbonding
C. Improper bond location
III. Improper Interconnections - Metallization Failure Mechanisms
a. Metallization corrosion and decomposition
b. Metallization alloying and diffusion
c. Metallization creeping
IV. Passivation Failure Mechanisms
V. Surface Contamination Failure Mechanisms
a. Ionic inversion
b. Organic Material Contamination
VI. Bulk Failure Mechanisms
VII. Package Failure Mechanisms
VIII. Miscellaneous Failure Mechanisms
1.1.1.1 Intermetallic Compound Formation Failure Mechanism
This failure mechanism is generally associated with the
by-product of joining two different metals subject to chemical
reaction under highly stressed conditions. The specific mechanism
that is applicable to this program, would be experienced when gold
and aluminum junctions are exposed to accelerated temperatures. As
is shown in numerous documentaries (noted sources in Appendix A),
this mechanism is a function of temperature and reacts much more
rapidly as the ambient temperature increases. The formation of
gold-aluminum intermetallic compounds is generally considered to
be nonexistent when the temperature does not exceed 150°C. In this
program, three of the samples selected have gold leads and aluminum
metallization and one of these three samples has posts where gold
wires are bonded to aluminum surfaces It was expected that this
mechanism would play a dominant role in these reliability evaluations,
especially in the high temperature and temperature cycling tests.
This mechanism usually occurs well above the manufacturers maximum
ratings.
1.1.1.2 Wire Bonds Failure Mechanisms
Failures attributed to wire bonding from the lead wire to
the bonding pads on the silicon die are generally the results of
overbonding, underbonding, or improper location of the bond on the
bonding pad. The open, intermittent, or high resistant bond failure
attributed to overbonding is normally considered to be caused by an
application of excessive pressure by the bonding tool on the lead in
the wire bonding processes. This results in either a severing of the
wire completely or a crimping of the wire enough to reduce its effective
cross-sectional area for current transfer and/or its mechanical strength.
Shorted circuits can also result from overbonding when excessive
I
1
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temperatures occur, either at the die on the bonding too, which
splatters the lead materials on the surface of the die. Under
bonding, however, may produce both open and intermittent bonds
which are the natural result of insufficient pressure and/or
temperature in the bonding operation. Improper bonding location
may cause intermittent and shorted circuits. When bonds are formed
too close to the edge of the interconnection, it is possible for a
direct short to the silicon substrate material through pinholes and
scratches in the oxide or improper passivation to occur. It is also
possible,where a bond is made too close to the edge of the die, to
find a bond shorted to the substrate material. There is also the
potential intrametallization short when bonds are not located in
their proper positions.
1.1.1.3 Improper Intraconnection Failure Mechanism
Two specific failure mechanisms are normally related to
improper intraconnections. The first one is that of metallization
and generally includes within its heading: decomposition of metal,
corrosion of the metal, oxidation of the metal, improper deposition
of the metal resulting from poor mask alignment, and lifting of the
metal from the oxide surface. The second mechanism associated with
improper intraconnecti,ons is that of metal diffusion and alloying
which normally has been found to occur at stress conditions well
above and in excess of maximum rated conditions for the integrated
circuit. These circuit failures have been observed in past experi-
mentation when the gold or aluminum metallization diffuses into
junction or isolation regions or when aluminum alloys with the normal
silicon dioxide (SiO 2 )- glass passivation at temperatures above 300®C.
A third mechanism normally associated with poor design or overcurrent
	 A
stressing, is that of metallization creeping where aluminum metal ions
have been detected migrating to the positive.polarized terminal wben
1-6
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the proper conditions exist in metal temperature and current density
such that the aluminum becomes semiliquid, permitting more rapid motion
of the aluminum ions. At Motorola, this formerly has been noted only
in high current power step stress tests. Integrated circuits are
normally designed with sufficient safeguard to guarantee long life
under normal biased conditions.
1.1.1.4 Passivation Failure Mechanism
Insufficient or imperfect passivation has lead to failures
resulting from a variety of factors. This class.f ication includes
pinholes and oxides, cracks and oxides, scratches and oxides, feathering
of oxides, flaking of oxides, undercutting of oxides, and insufficient
thickness of oxides.
1.1.1.5 Surface Contamination Failure Mechanism
Two types of surface conditions are generally associated
with reliability of integrated circuits. The first mechanism is than
of inversion of a surface region by a phenomenon referred to in
technical literature as channelling and has been the subject of many
articles in professional journals and presentations at the symposia.
Channelling occurs when a bias voltage applied across a p-n junction
causes mobile impurity ions (on the surface of the passivation,
within the passivation, or at the interface between the passivation
and the surface) to move to create a concentration of charges over
the semiconductor material adjacent to the . junction. This charge
concentration p auses a concentration of carriers of opposite polarity
in the surface of the silicon adjacent to the junction, and when great
enough, will invert p-type material to n-type material (or n-type
material to p -type material). It has been shown that this condition
is temperature-dependent (e.g., high ambient or junction temperature
1-7
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Kaccelerates the failure mechanism) and that the inversion of only a
few monolayers at the semiconductor surface is necessary to create
• channel of electrical significance. The second mechanism would be
• more common mechanism related to organic materials or atmospheric
contaminants being attracted to or left on the surface of the die.
Device failures have been found to be caused by these organic materials 	 I
left on die surfaces during processing of devices. These materials
can cause device failures by providing a resistance short between
silicon elements, by corroding vital areas of the integrated circuit
and by many other potential mechanisms up to and including mechanical
damage caused by microscopic particles left within the package after
normal sealing.
1.1.1.6	 Bulk Failure Mechanism
Bulk failure mechanisms are usually grouped to include cracks
and scratches in dice with those defects which are inherent in the
wafer or are .induced during normal processing. One group of potential
failures in this category may be associated with epitaxial layer im-
perfections, edge dislocations, isolated dislocations, twin boundaries,
etch pits, stacking faults, and "stair -rod"
 dislocations associated
with stacking faults. These failure mechanisms are found infrequently
and usually are masked by the predomination of other mechanisms. Cracks
in silicon die are found periodically in sample circuits. They may be
caused primarily by overpressure applied during the die to header bond-
ing operation, by mechanical stresses induced in the die as a result of
changing thermal conditions, from impact shock and vibration felt by
improper bonded die or the thermal mismatch of basic materials uved in
the construction of the integrated circuits. The latter instance is
generally a function of circuit design and, when inadequate to with-
stand normal stresses, will usually be detected and corrected after
the first series of `thermal shock tests. Scratches in die mayoccur
t'e
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during processing. Cracks or scratches occurring before passivation
may result in failures that may be assigned to other mechanisms such
as metal diffusion into silicon and pinholes in oxide.
1.1.1.7 Package Failure Mechanisms
Those failure mechanisms associated with package failures
are generally reduced to the ability of a package to maintain a
hermetic seal. Device failures have been found to be caused by
faulty seals which permitted contaminants, particularly moisture,
to react chemically with device materials. However, other mecha-
nisms related to package reliability, such as ability of the package
to withstand external corrosive environments, or the solderability
of leads, are often included but are normally associated with quality
assurance rather than reliability.
1.1.1.8 Die Bond Failure Mechanisms
The reliability of semiconductor devices has always been
associated with the effects of temperatures. It is normally assumed
that devices operating at higher junction temperatures are more
liable to be affected by accelerated physical causes of failure than
are the same devices operating at lower temperatures. For this reason,
an improperly bonded die, characterized by voids under the die, may
lead to thermal stresses that accelerate other failure mechanisms.
1.1.1.9 Miscellaneous Failure Mechanisms
Other mechanisms, such as -improper masking, etching, mis-
orientation of die, improper leads, and external surface condition,
are being grouped under one singular heading for they generally do
not contribute significantly to reliability stress failures. Improper
masking or etching failures may normally be rejected during production
electrical tests.
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1.1.2	 ,Summary of Test program
The test program as finally decided upon is summarized in
Table 1-III, Techniques found in the past to be significant for
stressing the failure mechanisms reviewed in the data survey were
utilized, These testing techniques emphasized operating and storage
life and step stress testing. In addition, two environmental sequences
were adapted from Mil-Std-19500 "MILITARY SPECIFICATION GENERAL SPECI-
FICATION FOR SEMICONDUCTOR DEVICES." Other tests performed included
evaluation of the die surface temperatures, while under power, using
a Barnes infrared interferometer; plus a repeat of two of the power
temperature step stress tests making parameter measurements at high
and low temperatures (-55° and +125°C). At the conclusion of the
test program when all program tests were completed, Motorola added
mechanical impact shock and mechanical vibration variable frequency.
A quick synopsis of the goal of each major segment of the test
program is shown in Table 1-III.
1.1.2.1	 Operating Life Test
Three operating life tests were Planned, one at 25 °C and
two at 1,2.5 %. The purpose for performing the 25 °C test was to
include a control test which would be invaluable if catastrophic
effects were noted in one of the more highly'accelerated tests.
This test did become a very valuable tool for comparing relative
parameter stability and the ability to withstand biased stress
conditions at high temperatures for the MC-1525 and the MC-1519.
The test s equences at 125°C were performed at two power levels,
100 and 300 mW, for the MC-1530, MC-1519, and SN-526. Because the
incidence of failures had, in most past experiments, shown to be
related mathematically in a logarithmic manner with the inverse of
the absolute temperature, it was felt that two steps of different
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tjunction temperatures would F. ovide much more additional information
than a single test at one level ­)uld have done, Had enough time
existed to continue these tests in'ef nitely, a means of extrapolating
these test results from the high'.; ,
 accelerated conditions used in this
program to some normal system usr; conditions would have been possible.
However, .inasmuch as no failures were observed at 25 °C, only inaccurate
estimates can be made of the failure rate expected to be found at that
	 W
stress condition.
At the t;.me the program was proposed, it was assumed that
if it were possible to achieve an inference (prediction) of the esti-
mated failure rate expected to occur for each device after 8000 hours
of operation at some typical use condition, then it would have to come
from this portion of the test program utilizing either Arrhenius
model of physical degradal,:ioti or estimate of percent failure increase
with respect to time. This part of the program combined thermal,
voltage, and current stresses that should succeed in activating any
and all known physical failure mechanisms reported in the previous
section. All other test sequences have specific stress goals and
either would not combine all variables into one *est program or would
be of such a nature that the information gathered from these test
cells would not be used for long-term degradation predictions. 	 t
It was found for the MC-1525 that the only way one could
effectively increase its junction temperature was by increasing
the ambient temperature. This device was limited by its circuitry
to approximately 100 milliwatts of power dissipation. Therefore,
the temperature ambient for the MC-1525 at the "300-milliwatt stress
level" was changed to 150% with normal circuit power being dissipated.
:I
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1.1.2.2	 Storage Life Test
A storage life test was included as a second control within
the program. Past experience had shown that storage life tests have
relatively little effect on integrated circuit performance character-
istics. This test is required, however, to achieve a comparison of
biased versus unbiased test results.
	
1.1.2.3
	 Environmental Stress Test Sequences
These test sequences are semiconductor standards which have
been used in the industry during the past ten years. All solid state
semiconductor devices, whose physical size is similar to those of the
integrated circuits used in the test program, have been shown to be
capable of passing each test in these sequences alone and as a sequence.
Therefore, this test was performed to verify that each product was
capable of withstanding these minimum environmental requirements. A
mechanical and a thermal test sequence were included. The mechanical
sequence included impact shock, vibration variable frequency, vibration
fatigue, and a constant acceleration test. The thermal test sequence
included solder heat, temperature cycling, thermal shock, and a moisture
resistance test.
1.1.2.4	 Step Stress Testing
Step stress testing is a technique for rapidly accelerating
physical failure mechanisms utilizing the same samples until the
maximum limit of the stresses has been reached or the maximum limit
of the device has been reached. It has become accepted as a reliability
tool not because its data is easily translatable to operational use
phenomenon, but rather because it provides a quick and relatively in
expensive method of determining the basic failure mechanism for any
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product and the maximum physical capabilities of the package and
die system, Therefore, a series of step test sequences was con-
ducted. They included a temperature step stress to determine the
temperature limitation of each system; temperature-power step stress
tests at 25° and 125°C to evaluate physical failures likely to occur
as a direct result of temperature, bias, and high current density;
and a temperature cycling step stress test was included to compare
effects related to rapid temperature changes.
1.1.2.5 Nonprogram Test Sequences
Pour test sequences were added after the program had been
initiated and was underway. These test sequences included an analysis
of the die bond structure using infrared techniques, a power temper<4-
ture step stress test reading each test parameter at -55 0 and 125°C
before resuming stressing, a mechanical impact shock step stress
test, and a vibration variable frequency step stress test. These
added tests supplied valuable information concerning the ability of
the die to withstand mechanical shocks, the temperature differentials
across the die surface during the power step stress test sequences,
and the potential future use in programs of high temperature parameter
measurements as a failure rate indicator.
1.3.2.6	 Parameter Measurements
Parameter measurements were normally performed at room
temperature (TA s:^e 25°C) before and after each step in this program.
The parameters measured are listed in detail in Section 3.2 but
included as a minimum; open loop or differential gain, input current
drain, and 'input voltage differential were used wherever applicable
for each circuit.-
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1.2	 TEST PROGRAM SUMMARY
A summary of the test program results is shown in Tables 1-IV
through l-VII. However, to touch on only the highlights (more detail
is included in Section 4), it is possible to conclude that all parts
used in this program have attractive reliability features that make
them potentially useful in a number of high reliability applications.
The most reliable part tested was Motorola's operational amplifier,
the MC-1530F. This part was not only the most reliable, as defined
by the endpoint criteria used in this program (see Section 3), but
it was also the most stable, In no test did any of the MC-1530F test
parameters (measured at room temperature) show any signs of constant
degradation. It withstood ambient temperatures of 475°C and all
thermal and shock tests it was subjected to. The next most successful
part was the SN-526 operational amplifier manufactured by Texax Instru-
ments. In some tests, its performance exceeded that of the MC-1530F;
but it was more temperature sensitive and the input circuits did tend
to degrade when subjected to the higher temperatures for long periods
of time.
The MC-1525G exhibited the best circuit parameter stability
for this program (excluding the MC-1530F), but did demonstrate a
destructive phenomenon that restricted the use of the resistive net-
work in its current control circuit. The MC-1519G performed poorest
of all the circuits tested in this program. It appeared to be more
susceptible to processing errors as well as process-related phenomena.
For instance, the MC-1519G did show a higher susceptibility to the
intermetallic compound formations at the Au-A1 interfaces on its die
and bonding posts. While all devices using gold wire interconnections
and aluminum metallization on the die did exhibit this expected
phenomenon, the MC-1519G did so most often, particularly on long-term
storage tests at temperatures where the rate of reaction should have
1-15
T
n 4.1
O O c^'1 N O^
z
Pr4
a
.P4 ID O° o %D ^ o
H
Cn r-I r-i r-1
'd
4J 44 bt V1 H 4 O
O C14 0
r-I 00 V) ^.O ^1
V
N
^
u H r-4 N
u1
N
r"..
r-1
V
rq
4 rn fn CO) ri)
'G 4 10
O O O O pc,'
C)
41 O O
H M M M M
O
w1
r-
to +
V O 41
O O to O
a
cr
,W boN 0)
•
II ...O O p r-4 O w o
u O O O d' 41 N •r1 a! b0 u
W cn	 O r-I M H :j b0	 a) .0 u 9 ud1 .0	 r-1 CT O a) r-I cd 0 •f4 0A 11 II a O 0 4 w u r-1 M
u	 II 41 rn V) 60 cd a) u 4)
H b b M r-1 •rl •rl r-i J, cn
b w a as .0 4-1 a^ aJ ^, v ,x •1-1
N O	 PH H cn ,x 0 cd u cn 4-J u rn
e-+ 4a u u W> u •r1 a) O u
•r1 U V a1 H O <C 41 r-I w 4 P4
,-a	 u O 0 4-4 Iz En •r4 0 cn
N ^Nbc	 1 N a co •rl •r4 r, H Cd r-1 w0	 N r-i "4 u 41 41 " co w p cd ^
4-1 n u n o 'r aw$4^ b a 14U)
co
p
cd
$4
id
^
044  , c
O •r+ •ra
^-+
O ^
t-+
o
N
aJ
•rl
O
a1	 H H EH O H > R u aJ cn H z
O cis
1-16
W
U
Hr'
I
r
t.
xi
Gal
G)
Ln Orl 0000 0000
bD H^
II Z	 W
•r4	 O
r-I	 41
N
•rl
P, L)
L) 0Ln
4
cd
a
v
H
r-4
0r--I O
O	 O	 IIHU
OUy0Ln
uyr*- ON
rlr-4NN
0Ln0Uy
Uy r- ONNNcrym
w
H
ri)
Cn
G)
U 41O m
rNa
II	 4
^ d
H	 II
Ln
r^
HCn
r-q
to
4-1O r-I
W
0 0 0 0
01-% .l,
N C4 N
0 r-I ^10 Cn
-W rl
H Uv ^NM -,t Ln%pr- 00
En
3
a
SOU`
G)
4J
N
II	
'^
Qi 4H	 II
L
I
r^
cn
r-I-I
CO
N	 p
Or-4
Z	 w
0000
n	 n
^`N
r-ION O
^	 `H U u X00000rl N M 4 0000Uy t.O I- 00
H
(n
0)
44
W
a
4J
try
r-I
A
N
^
^I	 G1
, D 4-1	 ;
0M4
W
0000 0000 00r-E O
Cn
Wr -^I o U,OLr) oLf)0 Ln 0 Lr) 0 Lr)
sC Cn N	 O	 II O N try !l 0 N Lf) n O N uy r-
a
aiH
HU H
v
NNNN mmm en
G) 41
rn
D
O O
O H
41 to
rd4
z
G
•rl O
P U
rd b
a^
I
G1 ^
c^u u
o a^
rd vii
O
41 U
O DCG)
4
IO^ G)
41 0
^ rdO
G
•r4
.,. I 60
41
H
^1 r
it►^ ,^ rl N i
O
O
V1
0
Orl 0r-{O0 OMM
e-N n w^
H
.^ N
rl O •rl
U U 4)
O r-I
nl Ln inL r l
TABLE 1-VII
PROGRAM SUMMARY REPORT
GOLD WIRE SYSTEMS - MC-1525G
Power-Temperature Step Stress Test
been substantially reduced. This factor may be attributed to the
fact that this circuit is a hybrid circuit and, therefore, has
more bonds. The MC- 1519G also exhibited a greater susceptability
to the surface inversion phenomenon (channelling) than did the
other circuits, even though the MC-1530F and SIC-1525G dice are
made using the same integrated circuit die manufacturing process
and did not exhibit similar channelling problems.
1.2.1
	
MC-1530F Results
No continuous degradation occurred for this circuit. The
failures that did occur at the very highly accelerated stress levels
were catastrophic in nature and resulted from metallization over-
stresses or metal oxidation at the very high temperature. The
power step stress failures are probably attributable to the method
of test. On a single die, this power level is obtained by increasing
the current drain in the output stages resulting in excessive current
flows through critical metal regions. Motorola has performed con-
siderable work in the metallization stressing and it is known that
the rate of degradation of these circuits is both a function of
current density and temperature. In these junction surface regions,
the temperature exceeded 225°C and the current density approached
r
critical proportions of 5 x 10^ A/cm 2 . Therefore, catastrophic
metallization failures developed. It can be deduced therefore, that
tests designed with power requirements greater than 400 milliwatts
for circuits designed for millwatt application are stressing the
circuits beyond the physical limitation of the materials involved.
In all, the MC-1530F did not demonstrate a single unreliable character-
istic. All failures were generated as a result of overstressing each
circuit beyond its physical limitations.
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1.2.2	 SN-526 Results
This circuit was less stable than that of the MC-1530F.
Its input current did increase for each test that occurred at the
ambient temperature of 125% or higher. This may possibly be ex-
plained by recognizing that the SN-526 employs a Darlington input
and that the temperature may be degrading the low-current gain by
affecting the surface around the p- ,n junction regions. The effects
of temperature related to surface concentrations of aluminum and
oxygen 4ons and other forms of surface impurit e8 have been the sub-
ject of many extensive investigations and it is probable that tem-
perature is affecting the Darlington inputs in just; this manner.
Surface inversion did not appear to be taking place, for there was
no input current recovery phenomona as a result of bake-out, In
fact, this degradation took place during a storage life test. This
change is accomplished within the first 1000 hours and very little
degradation occurs after that. No devices degraded enough to have
failed the limits originally selected.
Another failure mode was detected in the storage life
test, the storage temperature step stress tests, and the temperature
step stress test cells that is usually found in temperature tests
when gold and aluminum metal interfaces occur. This failure mode
is the occurrence of intermetallics commonly referred to as "purple
plague" but also consisting of compounds other than Au 2Al. The rate
of occurrence of these: failures was not significantly different for
either of the three devices using this interconnecting metal system..
There appears to be little difference in the effects of temperature
stresses on ball bonded leads and wedge bonded leads. The gold-
aluminum intermetallics present, if not the principal cause of failure,	 t
were present in sufficient quantities to weaken the bonds so that
subsequent stressing easily failed the circuit.
it
it
k
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The SN-526 did the best in both power step stress tests
as shown in Table 4-1I. These circuits were best able to distribute
the additional power requirements throughout their various elements.
The MC-1530F concentrated the greatest share of its load throughout
its output section; therefore, it is not unexpected that metallization
wearout occurred at the 600- through 800-milliwatt stress levels. Yet	 i
the SN-526 was far superior to the MC-1530" in these power test p . The
reason for this is not difficult to determine.
In any power stress test, the test sample is subjected to
active region current density, metallization current density as well
as the other temperature and voltage stresses. The SN-526 has an
absolute value of 24 volts applied across the device as opposed to
12 volts for the MC-1530F. The total circuit current drain for the
SN-526 at each stress step was only one-half that of the MC-1530F.
Also, as the stresses increased, the twin output function of the
SN-526 was utilized, thereby dividing the current density applied
to each metal strip and active component still further. Finally,
the SN-526 die had 4.5 times the surface area of the MC-1530F.
4.i
I	 These factors resulted in less total current drain, less
individual component current (rain 3,n that more components were
available to accept the current 'loads, and more silicon dice to act
as a heat conductor for that thermal energy generated at the die
surface. This, then, should have resulted in lower hot spot tem-
peratures, less stress and a greater likelihood of survival at
these stresses,
1.2.3
	
MC-15190 Program Results
The MC-15190 differential amplifier is G. hybrid circuit
of excellent promise. However, in this program, certain weaknesses
in processing were detected that make it mandatory that a tight
visual inspection be implemented prior to accepting these parts for
1-22
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applications requiring high reliability factors. This device produced
the largest variation in the number, of failure modes detected. Yet no
failures occurred during operation at 25°C. Of the three failures
detected at 125'C and at a power dissipation levee. of 100 milliwatts,
one (at 125 hours) had a chopped (overbonded) lead bond which was the
m-ochanism that led directly to the wire lifting from one of the inter-
connection islands. A second device (at 2000 hours) failed catastro-
phically and had a chopped bond as well as an excessive gold-aluminum
reaction on the island. region. The failure at 3000 hours was due to
surface inversion or channelling.
Other failure modes were detected in other sequences. A
list of the failure modes and where they occurred would be as follows:
(1) Chopped Bonds: This phenomenon was detected in the
100 mil.liwatt, 125°C operating life test, and in the shock step stress
test which is described in a section entitled Additional Tests.
(2) Channelling: One failure at 3000 hours was detected
in the 100 milliwatt-125 °C life test; two such failures were found
in the 300 mill watt-125°C life tes-t; one was found in the power
step stress test at 25 *C; and two at the power step stress test at
125°C.
(3) Aluminum-Gold Intermetallic Compounds: Their presence
was observed in every MC-1519G test in this program that had the
ambient temperature controlled at 125°C or higher.
(4) Broken Ceramic The MC-1519G uses a ceramic disc to
prow We electrical isolation between the integrated circuit die and
the dual-PNP transistor chip. After a mechanical impact shock test,
this ceramic disc was found to be broken for one sample. However,
this problem occurred only once and did not show up in the higher
I
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stress levels of the centrifuge test or of the special impact shock
test (10,000 G force) performed at the completion of the test program.
It is assumed to be a random isolated event easily screened.
1, 2.4	 MC-1525G Program Resul;:s
The problems associated with the MC-1525G were the result
of a peculiarity in the construction of the MC-1525G that permitted
a catastrophic four payer diode action to occur as a result of bias
at temperature, the base current bias applied to terminals 3 and 9,
plus the use of the lowest resistance (highest current) combination
in Current source emitter leg. While this results in an abnormally
high number of failures in those cells combining an ambient tempera-
ture of 125°C with bias, no failures of this nature were generated
when current limiting resistors were added to the bias circuits. No
failures occurred because of parameter degradation. In fact, the
MC-1525G stability features were better than that of all other test
devices, except the MC-1530F.
A general summary of the results of this circuit's per-
formance would show that:
(1) No failures or degradation occurred at the room
temperature test condition.
(2) No failures, other than the NPNP action, occurred
under the 100-milliwatt operational life test performed at 125°C.
(3) Three failures, other than that noted in point 2,
did occur as a result of intermetallic: chemical reaction of gold.
and aluminum in the 100-milliwatt, 150 0C test--at which condition
the average junction temperature was approximately 175°C, beyond
the Motorola ratings of such a device
Y
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(4) No failures of any kind were detected from storage
at 150°C ambient temperature.
(5) Above and beyond the two problems noted above, no
additional problems occurred on any of the other tests.
1.2.5	 Special Infrared Studies
To support the other tasks of Saturn Linear Integrated
Circuit Reliability Test Program, Motorola initiated a short study
to determine the value of infrared radiometrics as a tool for the
reliability evaluation of linear integrated circuits.
The primary area of interest in this study was the
investigation of temperature gradients along the surface of the
integrated circuit die while the device was operating under the
electrical stress conditions used its the Saturn Reliability Test
Program.
A Barnes Engineering Model RM2B infrared radiometric
microscope was procured from Barnes'Engineering Compnay. An infrared
calibration source, Model RM121, specimen heater Model RM123 and
Control Unit Model 23 TC121 were also procured. This equipment was
procured on rental basis from Barnes Engineering. The RM2-B infrared
radiometric microscope is equipped with a germanium immersed uncooled
thermistor detector. The sensitive flake is 0.05 mm square. The
optical gain of the immersion lens is 20. The optical pass band of
the system extends from 1.8 to 22 microns. The microscope was de-
livered with a 36X objective lens which gave infrared spot size of
approximately 0.0014 inch and 360X visual magnification. The inte-
grated nircu_it chosen for the test vehicle in this study was the MC1530F.
I
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1.2.6
	
Results of Study
The temperature readings made on devices tested indicated
the mean temperature variations across the die shown in Table 1-VIII.
TABLE 1-VIII
OBSERVED TEMPERATURE GRADIENT WITH RESPECT TO DISSIPATION LEVEL
MC-1530F
Mean	 Mean
Dissipation	 Die Temperature	 Temperature at
Differential
	
Center of Die (Sta. 39)
(w)
	 (°C)	 (00
100	 4	 55
300	 4	 65
500	 9	 93
600	 13	 111
700	 18	 122
800	 23	 155.5
At %.'^,'.ssipation levels above 300 milliwatts, the maximum
temperature was observed at the common collector output transistor
(as expected) and/or in the silicon isolation junction region. The
minimum temperatures were observed in the regions of the input
transistors. The observed temperature indicated that the major
portion of the dissipation at the higher power levels was concen-
trated in the common collector output transistor, corroborating
the results of the circuit analysis.
!'"
I
The mean temperatures at the center of the die were plotted
as a function of the power dissipation as shown in Figure 1-1. The
►,jaximum and minimum tt^mp'erature curves were plotted from the mean
temperature differential data shown in Table 1-VIII. If thermal
impedance is defined as the slope of the linear region of the
temperature curve representing the center of the die, we find this
200°C/watt for the device operating in this configuration. This
value of thermal impedance agrees closely with data obtained on the
package from other sources.
Based on this study one must conclude that, from the
standpoint of determining electrically induced thermal stress
concentrations in integrated circuits, the usefulness of infrared
radiometrics as a direct measurement tool is limited by the following
factors:
(1) The emissivity of each target area must be determined
precisely. This is at best a laborious process in a ct,"t.rcuit of
modest complexity.
(2) The sensitivity and . resolution of the equipment must
be such that small differences in temperature in adjacent areas can
be detected. Since in general these areas will have different values`
of emissivity, the ability to determine the emissivity precisely is
of paramount importance and in practice may be the limiting factor in
determining equipment resolution.
As shown by this study, neglecting errors, the maximum
temperature differential across the MC-1530F die was 4° at power
levels of 100 and 300-milliwatts, even though under the 300-milli-
watt test conditions the power density in the output section of the
device is approximately five times greater than the power density
in the input section.
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(3) Procedures must be developed to facilitate rapid
scanning, without loss in precision or resolution, to reduce the
time spent in taking data.
1.2.7	 Other Special Tests
1.2.7.1 Power Step Stress Test With High-Low Temperature Parameter
Measurements
At a meeting which took place at the NASA Largely facility
shortly after the contract was awarded, Motorola was asked to perform
a special series of tests to determine whether or not potential life
test failures would be more quickly detected by measuring high
(TA = 125°C) and low (TA = -55 °0 temperature parameters as well as
those agreed upon at room temperature. It was decided that the answer
to that question could best be determined by subjecting survivors of
the mechanical stress sequence to a repeat of the power bias step
stress tests except that the AVOL' Add' IiW and Vio parameters were
tested at the temperature extremes. To this extent, six of the SN-526
and ten of the MC-1530F circuits were used. The test stressing tech-
nique was identical to that used in the power bias step stress test.
The data does indicate that some circuits may fail faster if the high
temperature measurements criteria are specified. These data, however,
are not conclusive, and further effort should be expended in investi-
gating this technique.
1.2.7.2 Accelerated Mechanical Step Stress Testing
Two special series of step stress tests were performed
as a part of this test program to explore the physical limitations
of these circuits and package combinations. A description of these
test sequences and their results would show that:
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(1) Ten samples of each type were subjected to 10 impact
shocks of 3,000 G and 10,000 G (0.2-millisecond duration) each of
the Xl , Yl , and Z 1 stress axes. Parameter readings were made after
the 3,000-G and 10,000-G steps. The SN-526, MC-1530F, and MC-1525G
survived all stresses with no observed failures. Four MC-1519G13
failed the 10,000-G step and subsequent failure analysis found this
to be attributed to chopped bonds breaking after repeated stresses
of these levels.
(2) Ten samples of each part were subjected to a vibration
variable frequency step stress test, performed according to the method
outlined in Mil-Std-750, Method 2056, except that the applied force
was varied at each step from 30, 50, 70, 80, 90, and 100 G. The
TO-5 circuits had package failures occurring at the 50-G step for
the MC-1519G and at the 70-G step for the MC-1525G. This failure
mechanism had been observed in other TO-5 packages tested in this
manner and was explained as a function of a critical force frequency
relationship that created a destructive resonant force in at least
one package lead in four of the MC-1519G's TO-5 packages and five of
the MC-1525G's.
No other failure mechanisms were detected. This failure
mechanism was attributed to the package and has not been seen at
the lower stress levels normally required to evaluate integrated
circuit products.
1.3	 OBSERVATIONS AND RECOMMENDATIONS
As a result of this test program, many observations have
been made concerning the reliabilityof these linear circuits. In
this section these observations will be analyzed.
Y
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1.3.1	 Recommended Screening Procedure
The purpose of a reliability screening procedure is to
improve the reliability of a given lot of devices by removing
those units which have a high probability of failing prematurely
with respect to the expected life of the part. The design of
such a procedure required a thorough understanding of the mecha-
nisms which lead to such early failure, the stresses which will
accelerate these mechanisms, and an understanding of the random
variables associated with the performance of the procedure.
The MC-1519G is a good example of the problems faced
with designing good screens, It had a definite intermetallic
problem L;ecause gold wire leads and the aluminum metallization were
used. It also displayed evidences of surface inversion (channelling)
on the monolithic chip. In addition, lead bonds opened when sub-
jected to impact shocks of 10,000 G. To screen for surface invr^rsion,
a high voltage bias and a junction temperature as high as 175 0C is
desirable. Yet, if the device is subjected to 175 0C for long periods
of time, intermetalLic compounds will form and reduce the bond
strength. While decreasing the failure rate of the survivors for
the channelling phenomenon, the lifetime of the device would also
be reduced more drastically because of the intermetallic effects.
Clearly, a trade-off must be exercised and a functional test with
the ambient temperature restricted to 125 0C is a suitable compromise;
E	 but the junction temperature must be considered when designing the
burn-in screening test. This would appear to be enou gh of a problem
by itself but to design an effective screen test for reducing the
likelihood of a lead bond opening is not an easy task. The equip-
ment used to generate an impact shock of 10,000 G for 0.2 millisecond
requires that the circuit be mounted on a shock plate and dropped
approximately 8 feet to the shock pad. The equipment is expensive
1-31
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and the technique is slow and unsuitable for production work. Other
approaches such as the use of "blow guns" are undesirable because of
the uncontrolled nature of their applied stresses. They are applicable
only to particular types of packages and they can cause damage to
the package under test. In this program neither the temperature
cycling; step stress test nor the centrifuge test correlated with the
impact shock test.
Another factor that must be taken into consideration when
burn-in test circuits for operational amplifiers are designed is that
these circuits are extremely sensitive to misapplication of voltages.
For instance, when each catastrophic MC-1530F failure was analyzed,
two were found to have open metallization in regions not biased or
connected during the stress testing. The same effect was observed
for SN-526 failures. This effect has also been observed on other
reliability test programs for operational amplifiers. The cause of
this susceptibility to overstress seen in operational amplifiers
which may not be found in other amplifiers or digital circuitry is
usually attributed to two factors. The first factor is uncontrolled
high frequency oscillation found in devices that have extremely high
fT when sufficient feedback control is not used. The second factor
is related to the nature of the output portion of the operational
amplifier's circuit where transistors are used with no current
limiting resistors in either the emitter or collector leads. This
circuitry is normally able to preventl: thermal and electrical runaway
when the correct bias is applied to each terminal and the proper
power supply sequence is used.
From this program a screening procedure consisting of the
sequence shown in Figure 1-2 of these tests and examinations can be
recommended.
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-
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Hermeticity
Tests
Step 3
Constant
Acceleration
Mil-Std-750
Method 2006
Y1 plane 20,000 G
Step 5
	
Step 6
Standard
	
Mfg. Optional
100% Electrical
	
Preburn-in Gp. A
Parameter Tests
	 Electrical
Step S
	 Step 7
Post Burn-in	 Biased
Electrical Test
	
Electrical Temperature
(Repeat of Step 5)
Step 9
Normal Quality
Assurance Inspection
1.3 .1.1 Fine and Gross Leak Test
Hermetic seal tests pe g.# Nil-Std-202, Method 112, Condi-
tion C, Procedure III, at a sensitivity of 10-6 , followed by a
gross leak check such as defined under Mil-Std-202, Method 112,
Condition A for metal packages or a penetr ant dye test for all
ceramic packages is recommended. The penetrant dye test has proven
to be a more reliable indicator of seal integrity for ceramic packages
than the tracer gas tests in these leak ranges if suspect devices are
opened and examined microscopically. The all-ceramic package generally
transmits sufficient light for this test to be nondestructive in that
infusion of the marker dye along seal voids can be detected by ob-
serving the test specimen under proper lighting.
A recommended procedure for this penetrant dye test follows;
In this test the devices are immersed in a penetrant dye (Magnaflux
type SKL-HF or equivalent) and pressurized at 64 psig for 1 hour.
After that period the devices are removed and subjected to a cascaded
series of agitated acetone rinses to remove the dye from the surface
and edges of the package. The package is then placed in front of a
high, intensity, point source, white illumination such that the trans-
lucent ceramic package is between the Light source and the observer.
Seal leakage is determined by a pinkish or red appearance of the
package. Defective devices are removed at this point.
The penetrant die test can be used to confirm leaks
indicated by other test methods on opaque packages by decapping
the device and microscopically examining the interior of the
package for traces of dye.
Y;
1
r.
R^
if
1-34
1,3.1.2	 Burn-In
This test has been shown to be the most effective means
of reliability screening for surface related phenomena. Time and
dissipation levels must be negotiated for each individual device
and product; family. Factors which should be considered are normal 	
I
operating voltage, dissipation levell and system ambient temperature.
Exparience has shown that 250 hours at ,junction temperatures on the
order, of 150% is sufficient to give effective screening against
channelling, but whether channelling will be the dominant failure
mechanism at use condition is undetermined.
1.3.2	 8000 Hours Predicted Life Reliability
One of the requirements of this program was to predict
the reliability of these circuits after 8000 hours of typical.
operation. This goal was not achieved for this requirement is
actually beyond the scope of experiments of this nature. 'There
are realistically only three ways to achieve this purpose The
first is to collect sufficient samples and test for 8000 hours
at desired stress lbvel.,s and collect data at that point from which
the estimated failure rate could be calculated. However, there was
insufficient time available during the duration of this program to
permit this technique to be considered. A second approach would be
to estimate the failure rate at many accelerated stress conditions
from tests performed for shorter periods of time and then extra-
polate this data to 8000 hours. Techniques of this sort normally,
assume a constant failure rate even though this fact is not ,generally
true. This technique requires relatively large sample sizes, parti-
cularly at the lower stress levels, if the quality of the parts
being accepted is relatively good. In this program the three life
test samples (i.e., TA s 25°C, 125% and pd _ 300 mW TA = 125°C)
1-35
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did not have enough samples to properly estimate the failure rate
for any circuit at 25°C or for either operational amplifier sample
at the higher temperatures. No failures occurred in eight of the
twelve test cells in which operational life tests were conducted
afore than 1000 hours. A third approach considered was to use any
observeable parameter drift to predict: 8000 hours failure rates.
This approach is also laden with logical traps for one must assume
repeatability within production lots and that observable degradation
function of populative stability not device stability, thereby per-
mitting the use of mathematical transformation of data when required
for using statistical distributions and methods of prediction. This
technique could not be applied because the stability of three of
the parts was such that any observed parameter variation of degrada-
tion was less than the normal equipment variability further
measurements.
The :ideal technique that Motorola had planned to employ
would have utilized the best features of methods two and three.
However, inasmuch as an analysis of the data at the conclusion of
the test program showed that the required characteristics were not
present, no attempt is made to predict this factor for any test
circuit in this progrox-m.
1.3.3	 Recommendations for Future Effort
When the results of this program are examined in the light
of the progress that the industry has achieved in the design and
fabrication of more versatile and complex linear integrated circuits
since the inception of this program, it becomes apparent that there
are areas where additional effort could profitably be expendedin
future reliability programs The following items are presented so
that they may be given consideration in the planning of future
reliability programs for linear integrated circuits
4
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1.3.3.1	 PNP Transistors as Circuit Elements
A study of the reliability of linear integrated circuits
using lateral PNP transistors and substrate PNP transistors in their
circuitry was made. Many newer circuits are being designed to include
the use of these components in the critical design stages. It is
assumed that these circuits may differ somewhat in their reliability
characteristics over the NPN circuits now tested. A program designed
to explore PNP circuit reliability could be of value, if it studies the
operational life characteristics of the device.
1.3.3.2. Functional Versus Nonfunctional Testing
One facet of the reliability variable not explored on this
test program was the relative effectiveness of the functional test
as opposed to the nonfunctional biased test. In past reliability
analysis of digital gates, the data has shown that the static biased
operating life test is as effective as the functional test. This
postulate has not yet been verified for linear integrated circuits
and the data available from other programs does tend to question its
validity. In any event, a test program exploring in depth these
questions would contribute significantly to the knowledge of linear
integrated circuit reliability.
1.3.3.3 Reliability Prediction and Burn-In
This item should be incorporated into any program designed
to explore the functional characteristics noted in item 2. it is a
natural addition to any such program but to do such a program success-
fully, a very careful statistically designed program must be proposed
that can be expected to show failures, the rate of change of failure
rate, the nature of each failure, proportionality of these failures
I
w
when related to changes of stresses, and an analysis of parameter
data that would show if reliability discriminates do exist for these
circuits. Such a program would require a large number of samples of
a single manufacturing process (in excess of 1000), enough preliminary
distribution data to support the program design concept, and a smaller
number of samples from other circuit electrical configurations, from
other manufacturers and utilizing other manufacturing processes to
determine the validity of the results of the major matrix. A properly
designed program would place a high value on analysis or circuit
functioning, electrical biasing techniques, electrical measurement
techniques as well as the physical nature of device failures.
1.3.3.4 High Temperature Parameter Measurements
This subject was touched on only briefly in this program,
but the data that was obtained shows that while the MC-1530F was
the most stable when measured after being stabilized at room tempera-
ture, some circuits did exhibit variability and degradation when
tested at the 125°C ambient temperature. The question "what does
this mean?" was not explored in depth but should be in some future
program.
1.3.3.5	 Linear Circuits and Dielectric Isolation
Many circuits are being developed in dielectrically isolated
integrated circuits. The future in this field does seem to be related
quite closely to those applications requiring high radiation tolerance,
but a knowledge of the general reliability characteristics of a di-
electrically isolated linear integrated circuit would benefit all 	 .'
potential users of these circuits.
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	1.3.3.6	 Study of Maximum Current
As the trend in integrated circuits is toward the smaller
geometries, the more densely packed circuitry and the higher powered
linear circuits, the mating of these elements is inevitable. There-
fore, data must be gath,,t:red that can contribute toward evaluating the
potential reliability of the circuit die itself. This could be accom-
plished by a physical study of the basic materials, the methods of
processing the methods of interconnections, the limitations of active
element geometries, as well as the reliability of the circuits.
	
1.3.3.7	 Plastic Integrated Circuits
Within a very short period of time, plastic integrated
circuits will be gaining acceptance in many military and space
applications. Programs designed to explore the plastic systems
currently in use would be instrumental in preparing the industry
against the acceptance of the consensus of the popular clique for
and against the use of plastic systems. An evaluation of this
product must include a variety of plastic materials most likely
to be used in the future, a variety of manufacturers and should
include or evaluate the repeatability of each process.
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SECTION II
	
2.0	 TEST DEVICES
	
2.1
	
DESCRIPTION OF TEST DEVICES
Four different integrated circuit amplifiers were selected
for this program. The three circuits manufactured by the Motorola
Semiconductor Products Division were the MC-1519, MC-1525, and MC-1530.
That manufactured by Texas Instruments, Inc. was the SN-526A. These
circuits differ in performance characteristics, manufacturing processes
arid methods of packaging (Table 2-I). Other simplified characteristics
are found in Table 2-II.
TABLE 2-I
COMPARISON OF TEST DEVICES
Device Type of Manufacturing Type of
Type Amplifier Process Package:
MC-1519G Differential Monolithic PNP and 10-lead
Monolithic NPN with Thin TO-5 Package
Film Resistors
MC-1525G Differential Monolithic with Diffused 10-lead
Resistors TO-5 Package
MC-1530F Operational Monolithic with Diffused 10-lead alumina
Resistors Flat Package(1/4 in x 1/4 in)
SN-526A Operational Monolithic with Diffused 10-lead welded
Resistors Flat Package(1/4 in x 1/8 in)
2.1.1	 Differential Amplifier--MC-1519
The most important feature of a differential amplifier is
its ability to amplify signals that are differential to its inputs,
while rejecting signals which are common to its inputs. Common-mode
signals not only are not amplified but are attenuated in a good
2-1
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differential amplifier. A high impedance common to the emitters of
the input transistors is necessary to obtain this characteristic,
In the MC-1519, this high impedance is achieved by using a transistor
operating in class A as a current source at this point (Figure 2-1).
Design of this device permits its use in either the Common Emitter
(CE) mode (Figure 2-2) or the Common Collector (CC) mode (Figure 2-3).
TABLE 2-II
DEVICE TYPICAL CHARACTERISTICS
Lead
Lead Bond Monolithic
Device Wire Technique Metallization Chip
MC-1519G Gold Stitch Aluminum Epitaxial Diffused
MC-1525G Gold Stitch Aluminum Epitaxial Diffused
MC-1530G Aluminum Stitch Aluminum Epitaxial Diffused
SN-526A Gold Ball Aluminum Triple Diffused
The MC-1519 is a monobrid circuit which has two dice
housed in one package (Figure 2-4). One die is a compatible integrated
circuit having three NPN transistors and two Nichroma thin film re-
sistors (Figure 2-5a). The other die is a monolithic integrated circuit
having two PNP transistors (Figure 2-5b). Interconnections between
the die and the posts of the header are shown in Figure 2-4. The
devices procured for this program are housed in the TO-5 package.
2.1.2	 Differential Amplifier--MC-1525
Motorola's differential amplifier series, MC-1525 through
MC-1528, are designed to provide system and circuit engineers with
greater flexibility than was previously available in monolithic
integrated circuitry. By using multiple biasing connections and
compatible NPN-PNP amplifier cascades, a wide range of gain, impedance,
2-2
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Figure 2-1. Schematic Diagram of MC-1519
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Figure 2-2 MC-1519 in Common Emitter (CE) Mode
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Figure 2-3. MC-1519 in Common Collector (CC) Mode
Figure 2-4. Photomicrograph of the MC-1519 Circuit
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Figure 2-5. Photoraicrogra ph of the MC-1519 Dice
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power supply voltage and current drain constraints may be satisfied.
The circuits incorporate diode temperature compensation and are
geometrically oriented for good tracking, The MC-1525 is the member
of this series that has been selected. Lake the MC-1519, this device
employs an active current source at the emitters of the input tran-
sistors to meet the requirements for a good differential amplifier
(Figure 2-6).
The four resistors in the emitter of the current source
transistor may be connected in a variety of ways. The resultant
effective resistances, (Re), in conjunction with a given value of
VEE make provision for selection of a current level appropriate to
the intended use of the device (Figure 2-7).
PINS
1.4K	 4,2K	 5,6K	 1I,2K
	 50	 •	 •	 rl :1
	
7	 69 •	 •	 •
	
SEE	 70	 • • •
4	 5	 6	 Re Ka 1,4 3,37 5,6 7.0 M2 12,6 1&2 16,8
Figure 2-7. Effective Resistances in Current
Source Emitter of MC-1525
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The MC-1525 is a monolithic integrated circuit having
diffused resistors (Figure 2-8). The devices procured for this
program are housed in the 10-lead TO-5 package.
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Figure 2-8. Photomicrograph of
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2.1.3
	
Operational Amplifier--MC-1530
Such advantages as low offset voltage and current, excellent
temperature tracking, increased reliability, small size and reduced
cost make the integrated circuit operational, amplifier more attractive
.
than many disrr,te operational amplifiers now in use. On the other
hand, many discrete operational amplifiers are of such high quality
that their performance cannot yet be duplicated in the state of the
art of monolithic integrated circuit technology. For many operational
amplifier applications, such as that of a summing amplifier, an
integrator, a do comparator or a transfer function simulator, the
integrated circuit provides a reasonable compromise between desired
performance and cost. Motorola's Operational Amplifiers, MC-1530
and MC-1531, are high performance, all-diffused .integrated circuits,
either of which may be fabricated from a single monolithic die by
appropriate interconnections during manufacture. Like the MC-15;5,
the circuits incorporate diode temperature compensation. Additionally,
variation of the output voltage with temperature is reduced to a
minimum because critical do voltage levels within the circuits are a
function of resistor ratios and are not dependent on the absolute
values of any resistor or the beta-of any transistor in the circuit.
The MC-1530 has been selected for this program (Figure 2-9).
Y
The MC-1530 is a monolithic integrated circuit having
diffused resistors (Figure 2-10). The devices procured for this
program are housed in the 1/4-in x 1/4-in alumina flat package.
2.1.4	 operational Amplifier--SN526A
Texas Instruments' Amplifiers SN-525A and SN-526A are
circuits either of which may be produced from a single "Master Slice"
by appropriate interconnections during manufacture. The SN-526A
has been selected for this proram (Figure 2-11). It features
10 9
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	 3 it	 3r. p4
R4
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3	 4
Figure 2-9. Schematic Diagram of MC -1530 }
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Figure 2-10. Photomicrograph of the MC-1530 Die
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Figure 2-11. Schematic Diagram of SN-526A
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Darlington high-impedance differential- input stages and a Class B
output power amplifier. Differential amplifier outputs are also
provided. These devices are packaged in a 1/4-in x 1/8-in welded
package. Photographs of the welded package and the integrated
circuit chip are shoran in Figures 2-12 and 2-13.
Figure 2-12. SN-526A Package
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SECTION III.
2:9
 _^. _,._..,ELECTRICAL CHARACTERISTICS
The parameter characteristics of these integrated circuits
are discussed in this section. As will be seen, the measurement
definitions are similar for most circuits. The difference of 	 I
importance are those techniques used to mate the measurements. The
discussion presented in this section will compare the parameters of
each circuit separately, discu8sng their Similarities using tabular
and schematic presentations wherever necessary. Distribution
analysis is also included to show the relative distributions for
each device.
3.1
	
SPECIAL TEST METHOD REQUIREMENTS BY 'DEVICE
3.1.1	 Differential Am2lifier--MC-1519_
Figure 3 -1 shook the circuit configuration employed in
measuring the electrical characteristics of the MC-1519 in the
common emitter (CE) mode. This circuit is used in principle for
fixing the circuit current for all measurements. An operational
amplifier circuit was developed to provide and control the constant
current flow through the input stage required in all test measure-
ments. In the measuring circuits described herein, the amplifier
symbol D is used to designate the circuit as shown in Figure 3-1
with the operational amplifier modification.
3.1.2	 SN-526A, MC-1530, MC-1519
In describing the measuring circuits used for these
circuits, the amplifier symbol a will be defined as the integrated
circuit device under test. For those circuits and test requiring
3-1

roll off capacitors for stabilization, these item; are not
included in the description of the individual test method.
3.2	 TEST MEASUREMENT TECHNIQUES
3.2.1	 Input Offset Voltage Vio) 	 Y
The input offset voltage is defined as the do voltage
which must be applied between the input terminals to obtain zero-
differential-output voltage for double ended amplifiers, or zero-
output voltage referenced to ground for single ended amplifiers.
Without this voltage applied, the amplifier becomes unbalanced and
the output voltage level will deviate from ground by an amount
equal to the input offset voltage times circuit gain and with the
opposite electrical polarity. Each amplifier used in this program
has a two-sided input thereby requiring a measurement of the input
offset voltage.
The technique used for setting Vio is essentially the
same for all devices. In one device, the MC-1519, the voltage drop
was measured across a resistor divider (1/1000) and divided by 1000
.,;j obtain the actual Vio. For the other three circuits, the measure-
ment was taken at the input terminals and read directly on a digital
vacuum tube voltmeter. The equivalent circuit is as shown in
Figure 3-2 for this measurement.
V= 0 Vdc
+V	 +Ver►
r^
	
—V	 r.c
Figure 3-2. V io Test Schematic
Vio is measured between points A and B for the MC-1530,
MC-1525, and the SN-526A. It is measured between C and B. divided
by 1000, for the MC-1519.
	
3.2.2	 Input Current (I i ) and Input Offset Current (Iio)
For the Motorola circuits, the input current is defined
as that current measured at the input when the inputs were
connected to the circuit ground through a 100-ohm resistance
(see Figure 3-3).
is
3-4
Ii
+ VCC
—V IE E
Figure 3-3. Ib and Iio Test Schematic
However, the data sheets for the SN-526A circuit calls
for the measurement being made when Vin Vio' To do that, the
test method was modified to include the circuit shown foe the Vio
measurement with a current measurement being made in input as a
voltage reading through a 10,000-ohm resistance.
Figure 3-4. SN-526A I i Test Schematic
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!Because of the very low input currents, typical values
of 50 nAdc, and because the input offset voltage was adjusted at
each measurement, the output remained balanced. In designing more
rapid measurement techniques, it is assumed that the system designer
would take advantage of the high gain operational characteristics
of this style of amplifier and utilize a feedback resistor to set
vio at the level required to hold the output voltage at approxi-
mately 0 volts and then monitor the current in each input lead for
the Iin measurement.
The differential input current (or .input offset current -
Iio^ is defined as the difference in current values for each input
and is a computed quantity obtained from the measured input
currents. Its significance in this program is that it is a measure
of the similarity of the input transistor characteristics and will
become important if one of the Lwo input circuits begins to degrade,
if its degradation will show up as a function of input circuit.
r	 3.2.3
	
Differential Voltage Gain (Add)
This measurement is a measure of the circuit's ability to
amplify differences in voltages applied to the two input terminals
of the differential amplifier. As such, it does not apply to the
single -ended MC-1530 and is used in the measurement of the SN-526A
circuit only because that circuit offers both the single-ended and
differential amplification characteristics in the same circuit. The
measurement required first adjusting the input offset voltage (Vio)
to the correct value and then applying a small alternating signal
across the inputs and finally measuring the =7oltage difference at
the output terminals under the predetermined load conditions. The
differential gain is then defined as the ratio of the ouput signal
to the input signal and can be converted to decibels if desired.
3-6
x
,,	 r
rT
Vi
 = 1.0 mV rms
	 Add (ratio) V
at 1 kHz - MC-1519, MC-1525
	
i
at 100 Hz SN-526A
	 Add (dB)	 20 log Vi
Figure 3-5. Differential Voltage Gain Test Schematic
3.2.4
	 Sinjzle-Ended Voltage Gain (A
v , AVol)-
The procedure followed in this measurement is similar to
that employed in the Ada measurement (Paragraph 3.2.3) except that
the output signal is now referenced to ground for one of the halves
of the differential amplifier sections and the gain measurement
pertains to that part of the amplifier (AV). For the operational
amplifier, it now becomes a measure of the open loop gain of the
circuit (AVo1). The significant variations in test procedure for
these circuits are the input signal voltage and the oscillator
frequency. The gain of the MC-1530 required that the input signal
be reduced to 0.1 mV rms to permit undistorted sine waves at the
output voltage. All other devices were measured with the input
voltage equal to 1.0 mV rms. The Texas Instruments circuit (SN-526A)
was measured at a frequency of 100 Hz because it was specified
3-7
to be done so. Motorola's circuits were tested at the frequency of
1000 Hz for the same reason. The circuit measurement technique is
generally described as shown in Figure 3-6.
Av (ratio) = V
i
Av (db) = 20 log V
i
Figure 3-6. Single-Ended Voltage Gain. Test Schematic
3.2.5	 Maximum Output Voltage Swing V,)
In this measurement, the input voltage was increases'
until the output voltage sine wave begins to become distorted. At
this tine, the peak-to-peak voltage is recorded. The significance
of this measurement is probably found in its ability to detect leak-
age in the transistors in the output stages of the amplifier.
However, this measurement was not considered a major parameter in
this program. Again the oscillator frequency is set according to
the published data sheet requirements of each vendor. The test
circuit is identical with that used in measuring the single ended
gain (Av and AVOI ) except that the input signal is increased until
the output distortion occurs.
3-8
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3.2.6	 Bandwidth (BW) , Input Impedance CZ ) , acd Common Mode
Rei_ecti, on (ORe j)-
These parameters are the ones which require considerable
time for each parameter measurement, while being less significant
as reliability study tests parameters. Therefore, they were made
on those samples being life tested, both operational and storage,
initially, at 1000 hours, and at each 1000 hour readout thereafter.
The measurement techniques being used for some tests differ
appreciably from those published in the applicable brochures, For
instance, the ac input resistance measurement assumes the idealistic
relationship that when Rin Zin , then Vo will be reduced by a factor
of two resulting in a 6-dB drop in output signal. In each instance,
however, it is necessary to adjust Vio to balance the output voltage
(see Figure 3-7) .
Figure 3-7. Input Impedance Test Schematic
As is illustrated in Figures 3-9 and 3-10, the value of the do input
current is too large to permit such a simple circuit to be workable.
When problems of this nature existed, modifications to procedures
were incorporated that permitted the measurement to be made.
3-9
3.3
	
PROGRAM TEST PARAMETERS
A summary of the test} parameters measured, their limits,
and the actually recorded values are summarized in this section.
The normal distribution graphs are representative of the total test
sample. (See Figures 3-8 through 3-17.) The limits selected for
the SN-526A have been arbitrarily selected by the test program
personnel, based on distribution data shown here, for in none of
the published documents available for this circuit is there a list
of minimum or maximum limits. This is not a critical problem for
the final data analysis includes an evaluation of parameter degra-
dation as a result of applied stresses. All measurements recorded
in this section were performed at room temperature (approximately
25°C)
3.3.1	 Table of Test Parameters
A list of the test parameters and their initial limits is
found in Table 3-I. The endpoint limits are found in Tables 3-11,
t
3-111, 3-IV, and -V.
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Parameters InitialLimits
Final Limits Units
Degradation
	
Catastrophic
Av4 1.4 -	 5.52 1.0 - 10.0	 Inoperative Volts
Vio8 6.0 Max 7.0 Max	 4	 10 Max mV
Vio4 6.0 Max 7.0 Max	 10 Max mV
Vo 12.0 Min 10 Min Inoperative Volts
Ada 2.8	 -	 11.03 2.0 - 20 Inoperative Volts
Zin* 1.8 Min 1.6 Min Less than 0.5 k ohm
BW* 630 Min Information Parameter kHz
I8 * 0.7 -	 70 0.5 - 100 0.1 - 300 µA
I8* 0.7 -	 70 0.5 - 100 0.1 - 300 µA
VCM(out) Information Parameter
VCM(in)* Information Parameter
R r
TABLE 3- I I
PRELIMINARY MC-1519 FAILURE CRITERIA
3-23
TABLE 3-III
PRELIMINARY MC-1530 FAILURE CRITERIA
Parameters InitialLimits Final Limits Units
Degradation Catastrophic
IBl* 10 µA +20 pA ±100 pA pA
IB2* 10 µA +20 pA +100 pA µA
Iio* 2 µA 4 pA 20 µA µA
Vio 5 mV Max 7 mV 50 mV mV
Vo 9.0 Min 7.5 Min 2.0 Volts
AVOL at
Vin =01mV
0.45 - 1.25 0.20 - 3.2 Inoperative Volts
BWOL* 1 Min Information Parameter MHz
VICM* 2.0 Min Information Parametex Volts
Z in 10 Min 8 k ohms 1 k ohcrs k ohm
CMrej* 70 Min Information Parameter dB
defined as	 VOLACM
Computed = 20 log AVOL x 104 - 20 log V-I
I	 1
*Study parameters. No decisions concerning failure of these circuits
are made from these parameters.
TA BLE 3 IV
PRELIMINARY SN- 526A FAILURE CRITERIA
Parameter s InitialLimits
Final Limits	
----
Units
Degradation. Catastrophic.
I$7* 0.5 µA Max 2 µA Max 20 ^iA Max µA
IB8* 0.5 pA Max 2 µA Max 20 µA Max µA
I io* Information Parameter
V108 ±20 ±25 50 my
Viol +20 x-25 +50 mV
Add 2.0 -	 10.0 1.0 Min Inoperative Volt
"AVOL 10 -	 5.0 0.28 Min Inoperative Volt
BW* 50 Min	 Information Parameter 	 kHz
Vo 9.0 Min 7.5 Min 2.0 Min Volt
VOL 5.0 Min 3.5 Min 1 Min Volt
z in 10 Min 8 1 M ohm
CMrej* Information Parameter
I
3
its
j
R.:
TABLE 3-V
PRELIMINARY MC -1525 FAILURE CRITERIA
Parameters InitialLimits
Final Limits
Degradation Catastrophic
Add 120 - 160 80 - 200 10 Min, Volt
A^ Volt
Vo(CM) 6.0	 - 8.0 5.0	 -	 9.0 -5.0 - +11.5 Vdc
Vo 7.0 Min 3.5 Min 1.0 Min Volt
Vio 5.0 Max 8.0 Max 50 Max mVdc
Iio* 4.0 Max 10.0 Max 40 Max µA
*
Iin 20 Max 40 Max 100 Max µA
CMRe . * 80 Min Information 'P'arameter dB
BW*
me
1400 Min Information Parameter kHz
Zing` 2.0 Min Information Parameter k ohm
Y
'Study parameters. No decisions concerning failure of these circuits
are made from these parameters.
SECTION IV
4.0	 TEST PROGRAM SUMMARY
A summary of the test program results on the operational
amplifiers is shown in Tables 4-I and 4-11. However, to touch on
only the highlights, it is possible to conclude that all parts used
	 I
in this program have attractive reliability features that make them
potentially useful in a number of high reliability applications. The
most reliable part tested was Motorola's operational amplifier, the
MC-1530F. This part was not only the most reliable, as defined by
the end point criteria used in this program (see Section 3, Para-
graph 3-23), but it was also the most stable. In no test did any
of the MC-1530F test parameters show any signs of constant degrada-
tion. It withstood ambient temperatures of 475°C and all thermal
and shock tests it was subjected to. The next most successful part
was the SN-526 operational amplifier manufactured by Texas Instrurnnts.
In some tests, its performance exceeded that of the MC-1530F, but it
was more temperature sensitive and the input circuits did tend to
degrade when subjected to the higher temperatures for long periods
if tune, Histograms for all parameters and all tests are being
included for these two Circuits.
While exhibiting more problems, the electrical character-
istics of the differential amplifiers make them attractive circuits
for further consideration. The MC-1525G exhibited the best circuit
parameter stability for this program (excluding the MC-1530F), but
did demonstrate a destructive phenomenon that restricts the use of
the resistive network in its current control circuit. The MC-1519G
performed poorest of all the circuits tested in this program. It
appeared to be more susceptible to processing errors as well as
process related phenomena. For instance, the MC-1519 did show
A
a higher susceptibility to the intermetallic compound formations
at the Au-Al interfaces on its die and bonding posts. While all
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devices using gold wire interconnections and aluminum metallization
on the die did exhibit this expected phenomenon, the MC- 1519G did
so most often, particularly on long-term storage tests at tempera-
tures where the rate of reaction should have been substantially
reduced. This factor may be attributed to the fact that this cir-
cuit is a hybrid circuit and, therefore, has more bonds. The
MC-1519G also exhibited a greater susceptability to the surface
inversion phenomenon (channelling) than did the other circuits, even
though the MC-1530F and MC-1525G dice are made using the same inte-
grated circuit die manufacturing process and did not exhibit similar
channelling problems.
In the following sections a discusssion of the vital
details of this program is undertaken. It will place particular
emphasis on such subjects as:
(1) The degradation characterisitres of each circuits.
(2) Analysis of the power performance characteristic
of each circuit.
(3) Analysis of the temperature performance character-
istics for each circuit.
(4) The results of special tests performed at the
conclusion of this test program. It will include
a description and the results of a special mechani-
cal step stress test, a special infrared study, and
a special power biased temperature step stress per-
formed to evaluate the validity of high and low
temperature test measurements.
(5) A description of the failure analysis results
obtained in this program.
4-6
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	4.1	 MC-1530F RESULTS
No continuous degradation occurred for this circuit.
Histrograms showing parameter values versus time on test are shown
in Figures 4-1 through 4-10. The failures that did occur at the very
highly accelerated stress levels were catastrophic in nature and re-
sulted from metallization overstresses or metal oxidation at the very
high temperature. The power step stress failures are probably in part
attributable to the method of test, On a single die, this power level
is obtained by increasing the current drain in the output stages re-
sulting in excessive current flows through critical metal regions.
Motorola has performed considerable work in the metallization stressing
and it is known that the rate of degradation of these circuits is both
a function of current density and temperature. In these junction sur-
face regions, the temperature exceeded 225°C and the current density
approached critical proportions of 5 x 10 5 A/cm2 . Therefore, cata-
strophic metallization failures developed. It can be deduced there-
fore, that tests designed with power requirements greater than 400 mW
are stressing the circuits beyond the physical limitation of the
materials involved. A picture of one such overstressed circuit is
shown in Figure 4-1i. In this unit, No. 171, it can be seen that the
metal is opened in some points and appears to have bubbled and "creeped"
in the other loops in the output half of the circuit. This metal
fatigue is natural for these circuits under the overstress conditions
used here. In all, the MC-1530F did not demonstrate a single unre-
liable characteristic. All failures were generated as a result of
overstressing each circuit beyond its physical limitations.
	
4.2	 SN-526 RESULTS
This circuit was less stable than that of the MC-1530F. A
look at the data in Figure 4-12 shows that the SN526's input current
did increase for each test that occurred at the ambient temperature
of 125°C or higher. All characteristics of the MC-1530F remained
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Figure 4-11. Unit No. 171--Failed at 800 mW Step
Following Temperature Step Stress Test
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3000
stable. This may possibly be explained by recognizing that the
SN-526 employs a Darlington input and that the temperature may be
degrading the low-cv rrent common emitter gain by affecting the sur-
face around the p-n junction regions. The effects of temperature
related to surface concentrations of aluminum and oxygen ions and
other forms of surface impurities has been the subject of many ex-
tensive investigations and it is probably that temperature is affect-
ing the Darlington inputs in just this manner. Surface inversion did
not appear to be taking place, for there was no input current recovery
phenomena as a result of bake-out. In fact, this degradation took
place during a storage life test. This change is accomplished within
the first 1000 hours and very little degradation occurs after that.
No devices degraded enough to have failed the limits originally
selected.
Another failure mode was detected in the storage life test,
the storage temperature step stress tests, and the temperature step
stress test cells that is xisually found in temperature tests when gold
and aluminum metal interfaces occur. This failure mode is the occ>>r-
rence of intermetal.l.ics commonly referred to as "purple plague" but
also consisting of compounds other than Au 2Al. The rate of occurrence
of these failures was not significantly different for either of th(.
three devices using this interconnecting metal system. A step stress
plot of these three parts for the temperature step stress and the tem-
perature cycling tests are found in Figures 4-13 and 4-14. There
appears to be little difference in the effects of temperature stresses
on ball bonded leads and wedge bonded leads. Pictures of three of the
failures opened and photographed are shown in Figures 4-15, 4-15, and
4-17. Clearly the gold-aluminum intermetallics are present and, if
not the principal cause of failure, were present in sufficient quanti-
ties to weaken the bonds so that subsequent stressing easily failed the
circuit.
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NOTE: The suspected cause of failure is assumed to open lead wire
contact resulting from degradation at the wire bond-pad interface
resulting from Au-A1 intermetallic compounds.
Figure 4-15. Unit No. 67--Fa^lPd Temperature Cycling
After +300°C Step
4-23
	 6671-10-7
rN
A
1140TE: The suspected cause of failure is assumed to be open lead wire
contact resulting from degradation at the wire bond-pad interfac
resulting from Au-Al intermetallic compounds.
Figure 4-16. Unit No. 9--Failed Temperature Cycling
After +300°C Step
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of
At	 j
NOTE: The suspected cause of failure is assumed to be open lead wire
contact resulting from degradat:'.on at the wire bond-pad interface
resulting from Au-Al intermetallic compounds.
Figure 4-17. Unit No. 155- .-Failed 150°C Storage Life
Test After 3000 Hours
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The SN-526 did the best in both power step stress tests
as shown in Table 4-11. These circuits were best able to distribute
the additional power requirements throughout their various elements.
The MC-1530 concentrated the greatest share of its load throughout
its output section; therefore it is not unexpected that metallization
wearout occurred at the 600 through 800 milliwatt stress levels.
Yet the SN-526 was far superior to the MC-1530F in these power tests.
The reason for this is not difficult to determine.
In any power stress test, the test sample is subjected to
active region current density, metallization current density as
well as the other temperature and voltage stresses. The SN-526 has
an absolute value of 24 volts applied across the device as opposed
to 12 volts for the MC-1530. The total circuit current drain for
the SN-526 at each stress step was only one-half that of the MC-1530.
Also as the stresses increased, the twin output function of the
SN-526 was utilized, thereby dividing the current density applied
to each metal strip and active component still further. Finally,
the SN-526 die had 4.5 times the surface area of the MC-1530F.
This resulted in less total current drain, less individual
current drain, more components^to accept the current loads and more
silicon dice to act as a heat sink for that thermal energy generated
at the die surface. This, then, should have resulted in a cooler die,
less stress and a greater likelihood of survival at these stresses.
x
Table 4-II summarized the results of the SN-526 test
program using the limits found in Section 3.1 as its guide.
Figures 4-18 through 4-37 use histograms to show the
parameter stability of the SN-526 on all tests.
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4.3	 MC-1519 PROGRAM RESULTS
The MC -1519G differential ampAfier is a hybrid circuit of
excellent promise, However, in this program, certain weaknesses in
processing were detected that make it mandatory that a tight visual
inspection be implemented prior to accepting these parts for appli-
cations requiring high reliability features in its parts. The summary 	 V
of test results is shown in Table 4-111. This device produced the
largest variation in the number of failure modes detected. Yet no
failures occurred during operation at 25°C, Of the three failures
detected at 125°C and at a power d issipation level of 100 mW, one
(at 125 hours) had a chopped (overbonded) lead bond which was the
mechanism that led directly to the wire Lifting from one of the inter-
connection islands. A second device (at 2000 hours) failed catastroph-
ically and had a chopped bond as well as an excessive gold-aluminum
reaction on the island region. The failure at 3000.hours was due to
surface inversion or channelling.
Other failure modes were detected in other sequences. A
list of the failure modes and where they occurred would be as follows:
(1) Chopped Bonds are defined as the overstressing of the
bond by either applying too much pressure to the bond, thereby re-
ducing the Lateral thickness of the wire at the bond area, or by
banding with the wedge at an angle to the plane of the bond area
resulting in the same reduction in lead strength. Diagrams of each
are:
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A good bond would have no weak areas in it. This phenomenon was
detected in the 100 MW, 125°C operating life test, and in the
shock step stress test which is described in a section entitled,
Additional Tests.
(2) Channelling is a phenomenon related to the inversion
of surface regions of semiconductor devices by the application of a
strong voltage field at a p-n junction region that may line up
mobile ions at the surface, in the oxide, on the oxide, or in some
other region. When sufficient ions of positive charge appear over
a p region, the semiconductor region immediately below the surface
at these points may become inverted (i.e., overdoped with electrons)
changing the polarity at that point from positive to negative. The
resulting leakage current will then provide additional current paths
around the p-n junction. This phenomenon requires both voltage
potential and thermal energy. Conversely, this phenomenon can be
reversed by applying only thermal energy to the device thereby
permitting the charge buildup to disperse. Since this phenomenon
requires both the application of heat and voltage, it is not sur-
prising that evidence of it was found only in the power-temperature
sequence. One such failure at 3000 hours was detected in the 100 MW-
125 0C life test; two such failures were found in the 300 mW-125°C
life test; one was found in the power step stress test at 25°C and
two at the power step stress test at 125°C.
(3) Aluminum-Gold Intermetallic Compounds: The
formulation of these compounds has been adequately documented.
Their presence was observed in every test in this program that had
the ambient temperature controlled at 125°C or higher.
(4) Broken Ceramic: The MC-1519 uses a ceramic disc to
provide electrical isolation between the integrated circuit die and
the dual-PNP transistor chip. After a mechanical impact shock test
4-50
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this ceramic disc was found to be broken for one sample (see
Figure 4-38). However, this problem occurred only once and did not
show up in the higher stress levels of the centrifuge test or of
the special impact shock test (10,000 G force) performed at the
completion of the test program. It is assumed to be a random
isolated event easily screened.
The degradation characteristics of the MC-1519G were
generally acceptable. The plot of the two major variables in
Figure 4-39 shows that some variation did occur that may be
attributed to the device characteristics but that all shifting
occurred well within specification limits and that the average
value of the input circuit parameter improved as a function of
testing.
4.4
	
MC-1525 PROGRAM RESULTS
The problems associated with the MC-1525 were the result
of a peculiarity in the construction of the MC-1525 that permitted
a catastrophic four-layer diode action to occur as a result of bias
at temperature, the base current bias applied to terminals 3 and 9,
plus the use of the lowest resistive combination in current source
emitter leg. While this results in an abnormally high number of
failures in those cells combining an ambient temperature at 125°C
with bias, no failures of this nature were generated when current
limiting resistors were added to the bias circuits. No failures
occurred because of parameter degradation. In fact, the MC-1525
stability features were better than that of all other test devices,
except the MC-1530.
:A general summary of the results (Table 4-IV) of this	 f
circuit's performance would show that:
if
(1) No failures or degradation occurred at the room {
temperature test condition.
kr
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Figure 4-38. Unit No. 37--Ceramic Disc Broken as a Result
of Mechanical Shock Test at 1500 G Shock Level ^ ms
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Figure 4-39. Plot of MC-1519 Parameter vs Time on Test
C
t;
4_53	 6661-9-7
N 0i
O M CT O 0 0O r-4
IH
cd a)
•rl r^ a)
G cd cn N CV N
H ^
rd
Q) LH
41 O bo
r^	 •^ O O
w O r^^I OHO O
vxH
w r0i
CV
O
41
[-+ 00 0 O O ^C
A 0
N
O O
W ^
WW
^t A4
H U
c^ u1
n
bA
41
^Y
^ O
W O
U n o
o w	 O Ljr1
O F5
^' r•-I Iq v
0 wu 
r 
0	 O
00
li bAN
Ua 0 C) a^i	 W a 	 G	 u
•ri O r--I Qi q r-I CdOO u	 •r-I	 GH H
u II li a)	 Lr)	 0 ^ ai	 U	 .0Q)	 11 41 En	 r-I •H •r-4 r-I >)	 0
H 'd 'd w 41 p Q) cr	 >,U x •rl
A w w a) 41	 x Cd Cd u a)	 41	 u UJI
a)	 P-+ H w u W> u cn	 •r4 (1)	 O	 Q)
^ ar4 o o p	 P441	 •Hrl	 ccnU a H	 C a) C!
O ^4
	
o Ln O 4-1 Cn	 O 41 ca	 ,.D	 1.1	 a)
H Lrl N Lr1 •rl r-I	 •rl •rl	 0 a)	 cd	 M-	 !.I
N r-I r-1 ^4 cd	 41 4 41 cd H	 p p cd 0
4 II IF II
u
wwwSH H rda w w
41 b0 G	 944-4 0 r--I	 0	 (v -H
cd	 d"
14 H
Q'i
H
Qi
H
Cd
^+
Cd
	 p •rl -rI O
.0 HD9U
O a) .0 O
En E-4Q) O u a)
41 w
o zi H
4-54
•
^	 1r
y	 O
orq
Cd
O	 O
•H	 4.4
u	 b
cd ^
mzP^ 0
°u
,a	 u
b
Q)	 H
cn	 Cd
a)
u
O -
u
u
•	 o
ob
p u
-r4
.rj
p v Cd
0 •rul OO >.►
- b a)
r-I 4-I roOd
•k	
b
UH t
ILI p
^Cd	 .o
co
r	 u
pp,^
0
z r-I	 N
V)
N
►r1
r4
1
b ^
U
^h
^j 4
pq cn
H
v
O
^s 0 o O o O O r-#oa
w
H
r-I 4J •r•!
u to
oU a►n r-It o0
J^J
u
Cn O r O N ^O
Ln 0
v) r-q 	 II r- O(1) r-1 r-1 N N N N M.^
a
H
H
^ n
^ r•I N
41 C14
M 14) CO 450 H O O O cy)
Zfl 1f 
o
a N O •r4
.G cn
II
P
HNC
a
a it p #01%
o1.J EnJ.! r-I Lr) O ►r1 O O rn
fl) CO r-! C%! Ln fl- O Q N
I.^ Q)
	
II t-1 r-^ rl N N N
H
O
W
41
H
N N N NV) W v
cn a ^	 y
Ln
1^.^
4J
v)
4.44
O r-4 O O O O H (N -It CY)
z
rwa a
cn
If
Cdp 41 cn 4 r-a o O Ln O Ln O Ln O Ln
O^ Cn r-I Ln r\ O N Ln i--. O N
) I)
r-I r4 N N N N M Cn
H H
(2) No failures, other than the NPNP action, occurred
under the 100-milliwatt operational life test
performed at 125°C.
(3) Three failures, other than that noted in point 2,
did occur as a result of intermetallic chemical
reaction of gold and aluminum in the 100-milliwatt, 	 I
150°C test - at which condition the average ,junction
temperature was approximately 175 * C, beyond the
Motorola ratings of such a device.
(4) No failures of any kind were detected from storage
at 150°C ambient temperature.
(5) Above and beyond the two problems noted up to now,
no additional problems occurred on any of the other
tests.
4.5	 SPECIAL INFRARED STUDIES
To support the other tasks of Saturn Linear Integrated
Circuit Reliability Test Program, Motorola initiated a short study
to determine the value of infrared radiometrics as a tool for the
I
reliability evaluation of linear integrated circuits.
The primary area of interest in this study was the
investigation of temperature gradients along-the surface of the
integrated circuit die while the device was operating under the
electrical stress conditions used in the Saturn reliability test
program.
A Barnes Engineering Model RM2B infrared radiometric
microscope was procured from Barnes Engineering Company. An
infrared calibration source, Model RM121, specimen heater Model
RM123 and Control Unit Model 23 TC121 were also procured. This
equipment was procured on rental basis from Barnes Engineering at
Motorola's expense.. The RM2-B infrared radiometric microscope is
equipped with a germanium immersed uncooled thermistor detector.
The sensitive flake is 0.05 mm square. The optical gain of the
immersion lens is 20 The optical pass hand of the system extends
from 1.8 to 22 microns The microscope was delivered with a 36X
objective lens which gave infrared spot size of approximately
0.0014 inch and 360X visual magnification. The integrated circuit
chosen for the test vehicle in this study was the MC-1530F.
4.5.1	 Test Procedure
Five MC-1530' operational amplifiers we, a subjected to
initial electrical parameter measurements. The units were then
decapped, cleaned and examined microscopically. The emissivity of
the die surfaces of these samples was determined by heating the
sample to a known temperature (125 *0 using the RM123 specimen
heater, and then adjusting the system gain to achieve a reading of
the known temperature. The gain control adjust on the 'RM-2B elec-
tronics unit is calibrated in units of emissivity. The emissivity
of 40 target areas of each die was determined in this fashion.
Figure 4-40, shows the location of the target areas with respect to
the MC-1530 dale. After the emissivity of the target points for
each die was obtained, the devices were powered under the test con-
ditions used in the Saturn Integrated Circuit Reliability Tess: Pro-
gram. The surface temperature at each target was read, using the
value of emissivity determined for that target, at levels of 100,
300, 500, 600, 700 and 800 milliwatts total dissipation.
During the powered phase of the experiment, a chimney was
placed around the units under test to eliminate stray drafts
4-57
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Figure 4-40. MC-1530F Target Areas--Emissivity Profile
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4. .2	 Results of Study
The range of emissivities observed ranged from less than
0.20 to 0.85, the lower values being observed in predominately
aluminum target areas. Considering the differences in emissivities
obtained for each target area on all devices, it was` four ►d the
maximum range in values of emissivity for a specific target was
0.18; the minimum was 0.03 and the average range of values from
device to device was 0.07. The greatest variation occurred at
predominately S102 target areas indicating that some of the varia-
tion is due to positioning errors with respect to the surrounding
low emissi.,ity metallization. It was also noted that the inclusion
of any foreign material, such as pyroceram particles greatly affected
the value of emissivity. The variation of the emissivity of the
transistor areas was on the order of 0.07 to 0.08 out of 0.45 average.
This variation in emissivity would introduce errors in temperature
readings which preclude the use of an average value of emissivity
for each target area to be vied in temperature measurements on many
devices. The temperature readings made on devices tested indicated
the mean temperature variations across the die shown in Table 4-V.
TABLE 4-V
OBSERVED TEMPERATURE GRADIENT WITH RESPECT TO DISSIPATION LEVEL
MC-1530F
Mean	 Mean
Dissipation	 Die Temperature	 Temperature at
Differential	 ;enter of Die (Sta. 39)
	
(mW)	 ( °C)	 (°C)
	
100	 4	 55
	
300	 4	 65
	
500	 9	 93
	
600
	
13	 111
	
700	 18	 122
	
800	 23	 155.5
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9At dissipation levels above 300 mW the maximum temperature
was observed at the common collector output transistor, (stations
34 2 35, and 36) and/or in the silicon isolation junction region a-,,,
station 37 (see Figure 4-40). The minimum temperatures were ob-
served in the regions of the input transistors. The observed
temperature indicated that the major portion of the dissipation at
the higher power levels was concentrated in the common collector
output transistor, corroborating; the result of the circuit analysis.
The accurac ,? of the temperature indications depend,
neglecting fixed system errors, on the determination of the
emissivity of the target area setting that value of emissivity on
the gain control (emissivity adjust) and the errors in focusing
on the target point. The major source of error was in determining
the emissivity setting to be used. The calibrated dial is graduated
in units of tenths from 0.2 to 1.0; no interpolation scales were avail-
able. At best then, the probable error in reading and setting the
emissivity control was ±0.01 and may have been as great as +0.02
considering errors in returning to the same target area.
The emissivity of the transistor areas ranged from 0.40 to
0.55. This means that the error in the temperature readings for
these areas could be in error by a factor on the order of ±5 percent
which means, for example, that the mean temperature difference on
the surface of the die shown in Table 4-V for 800-mW level could
have been as little as 8.4°C which is Less than the expected varia-
tions in average die temperature at this power level due to varia-
tions in junction-to-air-thermal impedance caused by minor variations
in die bonds and air flow around the package.
4.5.3	 Conclusions
Based on this study one must conclude that from the
standpoint of determining electrically induced thermal stress
4-60
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concentrations in integrated circuits the usefulness of infrared
radiometrics as a direct measurement tool is limited by the
following factors:
(1) The emissivity of each target area must be determined
precisely. This is at best a laborious process in a circuit of
modest complexity.	 V
(2) The sensitivity and resolution of the equipment gust
be such that small differences in temperature in adjacent areas can
be detected. Since in general these areas will have different
values of emissivity, the ability to determine the emissivity
precisely is of paramount importance and in practice may be the
limiting factor in determining equipment resolution.
As shown by this study, neglecting errors, the maximum
temperature differential across the MC-1530 die was 4° at power
levels of 100 mW and 300 mW, even though under the 300-mW test
conditions the power density in the output section of the device
was approximately five times greater than the power density in the
.input section.
(3) Procedures must be developed to facilitate rapid
scanning, without loss in precision or resolution, to reduce the
time spent in taking data.
Until these basic problems are resolved, the use of
infrared radiometric microscopy as an everyday reliability tool is
severely limited.
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4.6	 SPECIAL STUDY--POWER STEP STRESS TEST WITH HIGH-LOW
TEMPERATURE PARAMETER MEASUREMENTS
At a meeting which took place at the NASA Langley facility,
shortly after the contract was awarded, Motorola was asked to perform
a special series of tests to determine whether or not potential life	
1,
test failures would be more quickly detected by measuring high
(TA = 125°C) and low (TA = -55°C) temperature parameters as well as
those agreed upon at room temperature. It was decided that the
answer to that question could best be determined by subjecting
survivors of the mechanical stress sequence to a repeat of the
power bias step stress tests except that the AVOL, Add , Iin, and
Vio parameters were tested at the temperature extremes. To this
extent, six of the SN-526 and ten of the MC-=1530F circuits were used.
The test stressing technique was identical to that used in, the power
Bias Step Stress test except that the SN-526 test was cancelled after
the 300-mW step and the MC-1530F was cancelled after the 500-mW step.
The data does indicate that some circuits may fail faster if the high
temperature measurements criteria are 'specified. Graphical presenta-
tions'of this data are found in Figures 4-41 and 4 -42.
4.7	 SPECIAL STUDY--ACCELERATED MECHANICAL STEP STRESS TESTING
Two special series of step stress tests were performed as
a part of this test program to explore the physical limitations of
these circuits and package combinations. A description of these
test sequences and their results is as follows:
4.7.1	 Impact Shock Step Stress Test
Ten samples of each type were subjected -to 10 impact shocks
of 3000 G and 10 1 000 G (0.2-millisecond duration) each of the Xl,
Yl , and Z l stress axes. Parameter readings were made after the 3000-G
and 10,000-G steps. The SN-526, MC-1530F and MC-1525G survived all
stresses with no observed failures. Four MC-1519G's failed the
4-62	
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10,000-G step and subsequent failure analysis found this to be
attributed to chopped bonds breaking after repeated stresses of
these levels.
4.7.2	 Vibration Variable Frequency St22 Stress Test
Ten samples of each part were subjected to a vibration
variable frequency step stress test, performed according to the
method outlined in MIL-STD-750, method 10 except that the applied
force was varied at each step from 30, 50, 70, 80, 90, and 100 G.
The TO-5 circuits had package failure occurring at the 50-G step
for the MC-1519G and at the 70-G step for the MC-1525G. This
failure mechanism had been observed in other TO-5 packages tested
in this manner and was explained as a function of a critical force
frequency relationship that created a destructive resonant force
in at least one lead in four of the MC-1519G's and five of the
MC-1525G's.
No other failure mechanisms were detected as related to
the TO-5 internal system or for the flat package as a unit. This
failure mechanism was attributed to the package and has not been
seen at the lower stress levels normally required to evaluate
integrated circuit products.
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SECTION V
5.0	 SUMMARY OF LITERATURE SURVEY
To support the design Phase of the test program, a survey
of existing reliability physics literature, including available semi-
conductor test: reports was conducted. The purpose of this survey was 	 I
to determine what failure modes and mechanisms have been significant
in determining the failure rate of monolithic integrated circuits,
and the environmental and electrical stress tests used to accelerate
these mechanisms.
Two hundred and seventeen documents or articles were
reviewed. These are listed in appendix B. These documents were
selected from reports of special studies and tests, articles in
professional journals, and presentations made at the various symposia
conducted in the reliability engineering field.
In studying the source materials, it was noted that wide
differences in interpretation and usage of the terms "failure mode"
and "failure mechanism" exist in the field of semiconductor technology.
To avoid ambiguity and misunderstanding, the term "failure mechanism"
as used in this report shall be defined as: The fundamental physical
mechanisms that are responsible for the change causing the observed
failure. These mechanisms are considered to be independent causes
of failure.
The relative rates of incidence of the various failure
mechanisms could not be established from a review of the literature
because quantitative data were furnished in only a few reports.
However, the results of the Autonetics studies and two other recent 	
if
studies (references 105 and 135) have indicated that the prevalent
causes of failure are imperfections of bonds, intraconnecting
metallization, and passivation and surface instabilities resulting
from surface contamination, including inversion channelling,
The dominant failure mechanisms are categorized with
respect to the region or area of the complete integrated circuit
affected. These are bonds, interconnects, passivation, surface
contamination, bulk defects, and other miscellaneous failure
mechanisms.
5.1	 FAILURE MECHANISMS ASSOCIATED WITH WIRE BONDS
Most wire bond failures are a result of either improper
bonds (over- or underbonding) or reactions occurring between dis-
similar metals at the bond.
Failures have also been attributed to such causes as
improper bond location in relation to the bonding pad on the die
or the post, improper routine or tensioning of the internal lead
wires and broken lead wires.
These mechanisms will be discussed under the categories
of intermetallic compound formation, improper bonding, and improper
lead dress.
5.1.1	 Intermetallic Comv.4jund Formation
Open and interAittent bonds were experienced in devices
having gold-aluminum T/tallization when stored at 200° and 300°C.
Initially, the failuvi, ,e mechanism was identified as gold diffusing
into aluminum to form AuAl 2 (purple plague). Subsequently, the
failure ZmechanisM' was identified as a ternary compound of Au-AI-Si
(black death), More recently, the failure mechanism hens been iden-
tified to be due to the formation of gold-rich Au-Al compounds in
I
r
the order AuAl, Au 2Al. Au5Al2 , Au4Al and gold (solid solution of
aluminum in gold). Although not all authorities agree as to the
specific failure mechanism involved, it has been established that
gold diffuses into aluminum, that silicon present near the Au-Al
interface apparently acts as a catalyst in the diffusion, and
that it proceeds more rapidly at higher temperatures. The effects
of this failure mechanism can be reduced by utilizing all-aluminum 	 T
metallization or by using aluminum reads within the package to form
the Au-AI bond on the TO-5 post or on the flat-package bonding pad.
Most authorities agree that failure caused by Au-AI intermetallic
compound formation are a function of the ratio of gold to aluminum
at the bond as well as the area of the bond. Thus bond failures at
temperatures in the 150 8 to 300 *C range may occur in chopped bonds
due to depletion of gold at the neck or heel of the bond. Under-
bonding will aggravate this mechanism due to reduced bond area and
higher unit stress at the bond.
5.1.2	 Improper Bonding
Open, intermittent, and high-resistance circuits may 	 x
result from the application of excess pressure by the bonding tool
on the lead in the wire bonding process, either severing the lead
completely or crimping it sufficiently to reduce materially its
effective cross- sectional area for current transfer. The short
circuits can result from the application of excess temperature
which splatters lead material on the surface of the die. As noted
above, the reduction of the available gold as a result of overbondi-ag
gold wire to aluminum films renders the bond very sensitive to inter-
metallic compound formation.
Electrically open and intermittent bonds have been
attributed to °underbonding resulting from insufficient pressure
and/or temperature at the time of bonding, which gives a decreased
5-3
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Ibond area, through insufficient deformation of lead material or
inclusion of large crystallites or particles of metallic oxides
in the recrystallized or eutectic region of the bond.
Some intermittent open and short circuits were found to
have been caused by bonds formed too close to the edge of the
intraconnect or the die. In the former case, the failure mechanism
was usually identified as one of the failure mechanisms of improper
passivation; e.g., pinholes or scratches in the oxide. Ire the latter
case, the bond was found to have shorted to the substrate material
either directly or by a shunt across the oxide surface. This type
of failure is rare. Generally this failure mechanism is effectively
screened by production electrical parameter measurements.
5.1.3	 Improper Lead Dress
Failures have also been attributed to improper lead routing,
sagging leads due to excessive length, and broken leads due to exces-
sive tension. Failures of this type may be classified as due to
improper leaa dress, and in general is a function of the wire bonding
operation.
5.2
	
	 FAILURE MECHANISMS ASSOCIATED WITH INTRACONNECTING
METALLIZATION
Failures of metallization which forms the intraconnecting
network of the integrated circuit result from either a decrease in
cross-sectional area of the conductor, which raises the resistance
of the conductive path and/or causes localized overstress in the
metal which causes the metal to fuse, or unwanted surface metal
bridges which cause shorts betwee-n adjacent metal runs or circuit
elements. These mechanisms may also include interactions with
imperfect passivation though in general this class of defect is
classified as due to improper passivation.
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5,2,1	 Improper or Damaged Metallization
Failure mechanisms which are associated with improper or
damaged metallization include poor adhesion of the metal film,
improper thickness of the metal, improper width of the metal, and
cracks and scratches in the metal. The first three are normally 	 I
caused by impropeC deposition and photoetching. Scratches are
generally attributed to handling damage during subsequent assembly
process steps. Other mechanisms in this category are decomposition,
corrosion, and oxidation of the metal films though these are more
often associated with thin film resistors. The deposited film may
contain an abnormally high concentration of lattice defects which
anneal out during the subsequent processing steps or under use
conditions.
The effect of all of these failure mechanisms is to
effectively reduce the effective cross-sectional area for current
transfer. When the current density at any of these constrictions
increases to a value sufficient to cause migration of the metal
to occur, further decreasing of the cross-sectional, area at that
point, burn-out will result.
5 2.2	 Metal Alloying and Diffusion
Circuit failures were experienced when the gold or aluminum
metallization diffused into junction regions, isolation regions, or
the substrate. Cold has been shown to migrate rapidly across silicon.
Aluminum has been shown to migrate from the areas of metallization,
particularly at the edges and at steps in the oxide, when devices were
stored at 150° to 350°C for periods ranging from 2,500 to 11,000 hours.
Aluminum has been shown to react with the oxide pa.ssivation to form
an aluminum oxide and silicon a* temperatures ranging from 250° to
5600C.
5-5
Aluminum may also diffuse along cracks or scratches in
the oxide causing bridging or shorts between adjacent metal circuits.
These mechanisms generally result from excessive stress or
are associated with poor passivation.
5.3	 FAILURE MECHANISMS ASSOCIATED WITH SEMICONDUCTOR
	
I
SURFACES
These failure mechanisms can be categorized into two basic
groups, mechanical defects in the passivation and surface or
passivation contamination.
5.3.1	 Passivation Defects
The mechanisms attributed to passivation defects generally
relate to improper formation of the passivation layers and, in general,
are confined to those defects which can be detected usually. Such
mechanisms include: pinholes in oxide, cracks in oxide, scratches
in oxide, feathering of oxide, flaking of oxide, undercutting of
oxide, and insufficient thickness of oxide, to include unpassivated
areas. The partially pass-ivated or unpassivated areas cause failure
by providing a shunt for current flow or by permitting impurities
and contaminants to diffuse into the surface of the die. The failure
mechanisms of improper passivation are related to the other failure
mechanisms which identify partially passivated or unpassivated areas,
and include failure mechanisms associated with the interaction of the
metallization.
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5.3.2	 Contamination of Surfaces and Passivation Layers
5.3.2.1 Inversion Channel Formation
Uncontrolled inversion channel formation is probably the
dominant cause of failure in all silicon planar type products. The
control of semiconductor surface states has been the subject of many
research programs which have resulted in numerous articles in the
literature. Thili phenomenon generally occ =s as a result of tempera-
ture-bias testing. When the bias voltage applied across a p-n
junction causes mobile impurity ions (on the surface of the passiva-
tion, within the passivation, or at the interface between the passi-
vation and the surface) to move to create a concentration of charges
over the semiconductor material adjacent to the junction. This
charge concentration causes a concentration of carriers of opposite
polarity in the surface of the silicon adjacent to.the junction and
when great enough, will invert p-type material to n-type material
(or n-type material to p-type material). It has been shown that the
inversion of only a few monolayers at the semiconductor surface is
necessary to create a channel of electrical significance.
Susceptibility of a junction to channelling is proportional
to the applied field, the resistivity of the surface layers of the
n and p regions, and junction temperature. Formation of inversion
channels is sharply accelerated at junction temperatures above
150°C.
Techniques which have been used to reduce the susceptibility
of a device to the channelling mechanism include: modifying the
passivation silicon to provide trapping centers for specific contami-
nating ionic species, controlling the surface potential with metal
film electrodes, and confirming the formation of channels to a pre-
determined area by the use of low surface resistivity barriers
("guard rings")
I
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Channelling is generally manifested by an increase in the
leakage current of the affected junction and, in many instances of
transistor failure, a decrease in current gain at low collector
currents. The formation of inversion layer channels during com-
bined temperature voltage stresses is a reversible reaction.
Induced channels may be removed by storage at high temperatures
(usually 200°C) for a short period of time.
5.3.2.2 Surface Contamination
Surface contamination as used herein refers to extraneous
material left on the surface of the semiconductor material during
the processing and assembly of the device. These contaminants
include organics such as photoresist, metal particles adhering to
the surface, and contaminants of a chemical nature which can cause
corrosion or degradation of the metallization or passivation films.
In general these are characterized by resistive shorts between
circuit elements, across junctions, and between adjacent conductor
paths. Open metallization can also occur as a result of corrosion
or electrolytic action. These mechanisms have occurred during high
temperature storage and operating life tests. They are irreversible.
5.4	 BULK FAILURE MECHANISMS
Relatively few failures were found to have been caused
by bulk defects. Devices made from wafers having bulk defects
which are inherent in the wafer or are introduced during processing
a. ,.i:e normally rejected during production line electrical tests.
Defects in this category may be associated with the epitaxial layer.
Edge dislocations, isolated dislocations, twin boundaries, stacking
faults and "stair-rod" dislocations associated with stacking faults
were found to exist in the silicon wafer. There is little evidence
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that these defects, in themselves, have a deleterious effect on the
operation of semiconductor devices. However, it is established that
such lattice imperfections yield nonuniform doping and provide nuclea-
tion centers for impurity precipitation. "Stair-rod" dislocations
have been established as the most serious of these types of defects.
The failure mechanism bulk defect., as used in this survey, cate-
gorizes many of those failures for which another failure mechanism
cannot be found. As an example, if a transistor were to degrade under
the temperature, voltage, and current conditions of its use and all
other possible failure mechanisms (e.g., diffusion of metal into
silicon, surface contamination, pinholes in oxide, etc.) were elimin-
ated, bulk defects might have been the failure mechanism postulated
as responsible for the failure. Included within this failure mechanism
are failure modes caused by current concentration centers, unstable or
improper resistors, and faulty capacitors, diodes, and transistors.
The references also include failures reported as due to this mechanism
for which failure analysis did not continue until a specific failure
mechanism was identified. Failures which are in truth caused by
bulk defects are generally detected during high temperature storage
tests or, in the case of higher power integrated circuits, during
high current switching teats.
5.5	 PACKAGE FAILURE MECHANISMS
The categories of failure mechanisms listed under this
heading are generally those which are attributed to a failure of
the package or are attributable to the package fabrication pro-
cesses including final sealing. Also included here are faulty die
bonds which are a function of the mechanical assembly of the package.
I
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5.5.1	 Faulty Seals
Device failures were found to be caused by faulty seals
which permitted contaminants, particularly moisture, to penetrate
the package and react chemically with the device materials. The
specific failure mechanisms listed under the general heading of
faulty seal are: faulty cap-to-ease seal, faulty preform-to-case	 Y
seal, broken insulation around terminal, and faulty insulator -to-
case seal. The faulty seals were found to be caused by poor wetting
of the elements of the seal during assembly or breaking of insulation
due to mechanical stresses created in the interface by differences in
the thermal expansions of the elements of the seal. The failure of
faulty seals can be accelerated by temperature cycling and can
generally be detected by suitable leak rate testing.
5.5.2	 Foreign Material Inside Package
The two predominant types of device failure experienced
from foreign material inside the package were shorts caused by
conducting material and mechanical damage caused by nonconducting
materials during shock and vibration testing. This material is
attributed to weld spatters or excessive pyroceram used during
final seal of ceramic flat packages.
5.5.3	 Voids in Die Bonds--Loose Die
Hot spots and thermal runaway were found frequently to be
caused by voids under dice and loose dice because the heats generated
in use were not dissipated through the die-to-header bond to the
package. This failure mechanism results from poor wetting of the
die and/or the header during assembly. Voids can sometimes be
detected by radiographic depending on die bonding techniques. A
sequence of thermal cycling followed by constant acceleration or
mechanical shock has proven effective as a screen for this type of
.failure.	 t
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	5.5,4	 Misorientation of Die
Relatively few failures were found to have been caused by
the misorientation of the die within the package, improper design
layout, or improper marking of the pins of the device. In most
cases, the devices having this failure mechanism are rejected
during production line electrical tests or the failure has been
classified as due to another failure mechanism such as misrouting
of leads or improper lead tension.
	
5.5.5	 Package Surface Contamination
External surface contamination was found to have caused
electrically "good" dice to be classified as failures. Contamina-
tion on the package provided external leakage paths between ter-
minals or between a terminal and the package. These contaminants
may be present because of improper cleaning or handling or because
of the use of improper materials.
S
5.6	 MISCELLANEOUS FAILURE MECHANISMS
This category includes those mechanisms which cannot be
logically classified under the previous categories. These mech-
anisms may or may not be related to a single process step. Improper
masking, for example, is attributable to a specific process, while
scratches on a die could occur at any step where the wafer or die
is handled.
5.6.1	 Improper Masking or Etching
Relatively few failures were found to have been caused by
improper masking or etching. Devices made from wafers having imper-
fections due to these processing errors are normally rejected during
S_11
production line electrical tests. In most cases where these
imperfections are not detected by production electrical tests,
subsequent failure analysis usually defines a more specific
failure mechanism such as undercutting of oxide, and improper
thickness of oxide. These defects are, in general,, contributory
to such mechanisms as metallization problems and channelling.
	5.6.2	 Cracks or Scrathcas in Die
These mechanisms are generally attributed to handling
damage, although in some cases improper die bonding techniques
contribute to the problem. Cracks in silicon die are found to be
caused primarily by overpressure applied during the die-to-header
bonding operation or by mechanical stress induced in the dice by
changing thermal conditions or shock and vibration in cases where
the die was not thoroughly attached to the header throughout the
interface. Scratches in dice were found to result during processing.
Cracks or scratches occurring before passivation may result in
failures from other failure mechanisms, such as metal diffusion into
silicon and pinholes in oxide. Those occurring after passivation
provide shunts for current flow or partially passivated or unpassi-
vated paths by which impurities and contaminants within the package
diffuse into the die, eventaully causing failure.
	
5.6.3	 Etch Pits
Etch pits were found to cause failures when they provided
areas contributing to improper passivation of the surface, and
eventual diffusion into the die of the impurities and contaminants
present within the package.
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5.7	 COMPARISON OF SURVEY AND TEST PROGRAM RESULTS
The results of the literature survey is further summarized
in Table 5-1. The table also shows the results of the test program
in terms of these mechanisms, showing the total number of failures
attributable to each major grouping, i.e. lead bonds metallization,
surfaces, bulk, package and miscellaneous mechanisms. These results
clearly show that many of the failure mechanisms, which have histori-
cally had significance in causing integrated circuit failures, did
not affect the devices tested to any extent which was detectable by
this program. Most of the failures in this program involved either
the metallization or the lead bonds, and occurred at greatly accel-
erating stress levels. The exception to this was the MC-1525, some
of which exhibited an uncontrolled PNPN action at the maximum power
level of the device, i.e., at the minimum emitter resistance in the
current source transistor. This has been classified as a bulk
failure mechanism although it is more of a design limitation rather
than_a failure mechanism, as such. Figure 5-1 shows the total
percentage failure for each device type, and the contribution to
the total by each failure mode. The graphs also show the proportion
of failures which occurred during the normal stresses and those
levels beyond the design ratings of the device. This figure shows,
graphically, the excellent reliability characteristics of integrated
circuit amplifiers.
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Failure Mechanism
Number of Failures Noted
MC-1530 51^-520 MC-^.51^3 MC-1525
Wire Band Failure Mechanisms(Total)
Intermtallic Compound
Overbonding
Underbond ng
Mislocated Bond
Improper Lead Dress
0
0
0
0
0
0
23
22
1
0
0
0
28
25
3
0
0
0
18
18
0
0
0
0
Metallization Failure Mechanisms
(Total)
Bad as Deposited or Etched
Damaged
Diffusion/Alloying
Excessive Current Density
23
0
0
1
22
1
0
0
0
1
4
0
0
0
4
0
0
0
0
0
Surface Failure Mechanisms (Total)
Passivation Defects
Inversion Channelling
Surface Contamination
Corrosion
0
0
0
0
0
0
0
0
0
0
7
0
7
0
0
0
0
0
0
0
Bulk Mechanisms (Total) 0 0 0 13
Package Failures (Total)
Faulty Seal,
Foreign Material
Poor Die Bond
Misoriented Die
Package Surface Contamination
External Lead Failure
0
0
0
0
0
0
0
0
0
0
0
0
0
0
5
0
0
1
0
0
4
5
0
0
0
0
0
5
Misc . Mechanisms (Total)
Improper Mask
Improper Etch
Cracked Die
Etch Pits
Test Errors
1
0
0
0
0
1
1
0
0
0
0
1
0
0
0
0
0
0
0
0
0
0
0
0
T
"`	 l
TABLE 5•I
COMPARISON OF TEST PROGRAM AND LITERATURE SEARCH RESULTS
}20
18
16
14
12
10
9
8
7
6
3
2
34
25
5
4
7158-4-88
TEST CONDITIONS:
A. Stress levels were within the manufacturers ratings for
the device,
B. Stress levels were above manufacturers ratings for thedevice.
FAILURE MODES:
1. Test error	 5. Die mount/bond failure
2. Channelling	 6. Package failure
3. Open bonds	 7. Bulk failure mechanisms
4. Metallization failure
Figure 5-1. Percent Defective Due to Each Major Failure Mode:-
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.APPENDIX A
LIFE TEST CIRCUITS
The purpose of operating life or burn -in tests is to
accelerate those mechanisms which lead to premature failure of a
device under normal operating stress or to provide an estimate of
the life expectancy of devices during normal operation. Functional
tests (i.e., operating the device in a fashion similar to which it
will be-used in a systems are the most attractive to most circuit
designers. As integrated circuits become more complex, however, it
is increasingly difficult to increase the electrical stress levels
so that the basic mechanismswhich cause failures will be accelerated
without either violating the operational or functional design of the
circuit, or introducing stress levels in the interior of the device
which are so far removed from normal operation that correlation be-
tween the accelerated level and the normal operating stress level
becomes obscure. Other techniques must, therefore, be developed
considering not only the physical reactions or processes which lead
to failure but the logistic factors of time and facility costs if
economical procurement of high reliability linear integrated circuits
is to become a reality. This means that burn-in or life testing
techniques must be compatible with standard quality assurance
procedures. Past experience with digital integrated circuits has
indicated that, in a vast majority of cases, a combination of do
bias and temperature will accelerate most of the failure modes that
are present. If we consider that the basic structure of linear
integrated circuits and the processing techniques utilized in their
fabrication are no different than those used in the production of
digital integrated circuits, then it follows that the same mechanisms
found in the digital circuit should also be present in the linear
circuit. Relative frequency of occurrences may differ due to such
differences as material resistivity, chip area, etc. In consider-
ing the foregoing factors, do operational life tests were chosen
for this program.
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An analysis was made of each device at each stress level
to determine the concentration of stress within the integrated
circuit and is presented in this section.
ANALYSIS OF THE MC-1519 OPERATIONAL LIFE TEST CIRCUIT
The circuit selected for the MC-1519 at the 100- and
300-mW levels was a do biased operational life test with controlled
stresses applied to various regions in the devices. The basic
technique utilized here fixes the stress levels by fixing the volt-
ages at two different points in the circuit. The electrical
schematics are shown in Figures A-1 and A-2. In these circuits
each circuit element was identified by notations that aid in the
analysis that follows. One of the significant features in this
test design was that it encompasses a considerable degree of
simplicity and duplicates, statically, the stresses that the elements
of the circuit are expected to see under normal operational. perform-
ance. The circuits shown in Figures A-1 and A-2 are quite similar
to the basic electrical parameter test circuit required to perform
differential gain, input offset voltage, and other electrical
measurements. Differences occur only in the sense that the collector
of the differential pair of PNP transistors is connected to pin 5
instead of the VEE supply, permitting circuit power control by the
transistor labeled Q 5 in the diagram. This permits a logical exten-
sion in high power levels beyond 300 mW for the power step stresses
bias conditions by extending these collector leads to the V EE supply.
As is noted in these circuit schematics, the bias levels
are controlled by grounding the base input terminal of transistors
Q l and Q2 (pins 4 and 8) and by establishing the proper bias level
at pin 6 to control the total current flow through R3 . These factors
permit, with minor modifications, the adaptation of this circuit to
a high volume screen burn-in requirement. If the voltage at pin 6 is
fixed at a level determined to give x milliwatts of power, assuming
I
4
A-2
Vcc
+12V
VE E
—12V
Figure A-1., 100-Milliwatt Life Test Circuit for MC-1519
5832a-12-6'
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an absolute value of R3 equaling 540 ohms, than the total distribu-
tion of pu-wer in any population of devices subjected to this burn-in
stress will then see power conditions proportional to the distribu-
tion of resistance values for these circuits. Normally,in the
manufacture of integrated circuits, the diffused resistor tolerances
are sought to be less than +20 percent. In this circuit, because
its resistors are Nichrome deposited thin filmy the distribution of
power levels should be much better. However, this reliability study
program will include a variable potentiometer in our network which
will permit the final adjustment of the value of IT for each circuic
so that the total power of the circuit can be set at the exact .bevel
desired. A description of the circuit functions and a breakdown of
the power dropped across each circuit component follows in the next
two sections.
100-Milliwatt Life Test Circuit
}
i
The circuit for this test is shown in Figure A-1. The
power dissipated in this circuit is equal to the total circuit
current flow (i.e., through R.3 ) times the applied voltage (VCC
VEE = 24 volts ) minus the power consumed in the external load
resistors Ro l and R0 2 . It can be defined as follows:
Pd  = PdRo + Pd 
i
where Pd  is total circuit power consumption
PdRo is power lost in the load resistors
Pdc is power used in MC-1519 circuit
Vcc = +12 Vdc
VEE = 12 Vdc
	
Pd 	 IT (V'CC - VEE) = 24 IT
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Considering the load circuits of R.I , R,2 , Ro l , and Rot to be as
follows and equal to IT
+12V
R l	 R2	 Rol	 Rot
3:12.7K	
I2	
2.7K	 3	 2.7K	
I4	
2.7K
1P f	 I P
then it is seen that the current drain in the output load resistors
will equal Rl or R2 minus a factor equal to:
vB= 0. 27 mA2.7 kQ
Since Il + 12 + 13 + 14 " IT
I
In this circuit it is necessary to set Pd  and control Z O by
raising and lowering the voltage drop at pin. 6. If it is assumed
that
R.3 = 540 ohms
Pdc
 = 100 milliwatts
Ro _ R.1 = R2 = 2,7  k ohms
Then equation (2) can be rearranged as follows:
Ro ( IT 0.54 mA) 2 -24 IT + 100 = 0
IT  -2(0.54 x 10-3 )(IT) + (0.54 x 10-3)2
.248 1 +(0.18	 0
Ro T
	 Ro
2	
-3 + 24 8-1 1 +( 0.54 x 10 - 3, •2 + 0.1 8 = 0IT [ - 2(0 . 54  x 10 )
	 Ro	 T	 R,o
[2(0.54  x 10 -3 ) +	 20 81IT -	 -
[2(0.54  x 10 -3 ) + R0 81 2 - 4 1(0.29   x 10-6 + (OR.o 8^
I = 72.19 x 10-3 _	 5.211 x 10 -3	 1.186 x 10-3
T	 2
_ 72.14 x 10 -3	 4.025 x 10-3
= 72.19 - 63.44 x 10-3 _ 8.75 x 10-3 Amperes
	 F
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In all these
potential at
emitter) VBE
for the circ-
of the power
They are:
calculations,
pins 4 and 8
is assumed to
At components
dissipated by
IT
 = 4.37 mA
From equation (1):
I _ IT - 0.54 mA	 3.83 mA
3	 4
= 0.96 mA
To calculate the theoretical value of the pin 6, it is only
necessary to ;*-onvert the equation from IT in terms of V6 (voltage
at pin 6) .
VEE - (V6 --0.7 V) _ VEE - V6 + 0.72 volt
IT _	 R3
	
ohms
V6 = VEE + 0.72 volt + 540 IT
= -12V+0.72V+(540 ohms) (4.37 M)
= -11,28 + 2.36
= -8.92 volts
the voltage is referenced to the 0 voltage
and that the forward voltage drop (base-
be 0.72 volt. Using the typical values
and the calculated value of IT , estimates
each circuit element can be calculated.
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A. Resistor R3
pdR 3 = (IT ) 2 R,3 = (4.37) 2 (0.54) x 10 -3 mW
= 10.3 mW
B. Transistor Q5
VCE = V6 for all power levels
?d 
Q5 
VCE x TT _ V6 x IT = (8.92 volts) (4.37 mA)
= 38.98 mW
C. Transistors Q 1 and Q2
Neglecting the incremental increase in collector
currents resulting from the base currents of
transistors Q3 and Q4 because they will contribute
less than 2 percent of the transistor currents for
Ql and Q2
VCE - VAC - (2.7 kQ) (0.96 mA + 0.27 W + 0.72 volt
Q1
= 9.4 volts
PdQl	 Pd Q2= I 1 x VCEQ	 (1.23 mA)(9.4 V)
1
11.6 mW
A-9
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D. Transistors Q 3 and 0.4
Because the collector voltages of transistors Ql
and Q2 are clamped by the VBE diodes of the PNP
transistor, it then follows:
VOE = VOE = VOR +07 2 V = 1.0.1 V
Q3	 Q4	 Q1
Then
PdQ4 =PD 
Q3
= 13 x VCEQ = 10.1, V x 0.96 mA
3
9.7 mW
E. Res 6 ors Rl and R2
Il = I2 =1.23mA
R1 = R2 = 2.7 kil
Pd	 = Pd	 (1.23)2(2.7) x 10-3Rl	 R2
= 4.07 mW
A summary of the power dissipation characteristics would be;
Transistor 0.1 = 11.6 mW
Transistor Q2 = 11.6 mW
Transistor Q3 _ 9.7 mW
Transistor Q4 9.7 mW
Transistor QS 39.0 mW
Resistor R,1 = 4.07 mW
Resistor R2 va 4.07 mW
Resistor R3 10.3 mW
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In analyzing this 100-mW test setup, it is noted that all
transistors are set at such a level that they have a minimum of 9.0
volts collector to emitter, that the monolithic chip with the Nichrome
resistors is stressed with 80 percent of the power or 80.5 mW and that
this factor is very nearly in proportion to the ratio of the cross-
sectional areas of the two dice in question. '^his ratio is approxi-
mately equal to 3:1.
The analysis of the 300 -mW stress test setup will further
verify that by minor adjustment in load resistor values and voltages
applied to pin 6 this technique can be utilized for a variety of stress
levels.
300-Milliwa tt Operating Life Test
The analogy for this circuit is similar to that used for
the 100-mW life test circuit except that the external resistors
have been decreased in value requiring the PNP transistors to take
a larger share of the current load, thereby dissipating a large
percentage of the power. For this circuit equation (1) has been
modified to:
Pd  = 241 t - 2R.o 13 2 	 (3)
Unlike the 100-mW case where the resistances R l , R.2, R.011 R.02 were
equal to 2.7 k ohms, the simple do analysis of power loss in the
external load resistances requires a slightly different analysis.
First, considering the load bridge to be:
1
t
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+24V
R
2.7 K =2 1 ^ 2.7 K	
I3 I ^ Rod= I KA = 4 I ^ R02 = 1 KA
1	 i
and that
I
s
11+I2+ 13 +14 +21B = ITQ1
ignoring the base current factors for pins 9 and 8 (2 1B ) because
41
it should be less than 2 percent of the total current and assuming
that Rol = R02 and that R1 = R2 the it follows that the voltage
drop across each line is the same (call Va l) then
I ,^ V=+ VV + Vcl _ B BE + Vcl V
T
R1	 R,2	 Rol Ro l Rot Rot
1	 1	 1	 1	 _	 1	 1
IT = VclI + R2 + Rol
 + YC-7 VBE (R } 2)
and since Rol = R02 = 1 kQ
IT 2 (0 1^- k ) = I1 + l2 + I3  -r 14
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In this equation
13 =13+0.72mA
14 = 14 + 0.72 mA
I
and have no physical analogy being used for aid in the mathematical
I - Vc1 and I = Vc11	 - n
	
3	 c^
VC1 = 2.7kQ I 1 =1kQ 13
_ 1I1
 - '^ 13
11	 I2
1 13 = 14
IT + 1.44 mA 211 + 213
^ 
131 
+ 2I3
1
	2(1 + 217) 13
7.4	 '
2.7 I3
then
_ IT + 1.44 mA
13 -	 2.7
L3 = 2.7 ( IT + 1.44 mA) - 0.72 mA 	 (5)
Now substituting equation 5 into equation 3
Pdc = 241T - 2Ro (IT + 1.44 x 10-3) 2.7  - 0.72 x 10-3 2
(4)
and IT
 becomes equal to
I = 91.71 x 10 -3 - 38.78 x 10-4
T
= 
91. 71 - 62.27 = 29,44
I
= 14.7mA for Ro=IkO
Pd	 300 mW
c
This results in
V6 = -3.33 volts
= 2.18I 1	I2 
13 = 14	5.16 mA
This results in the following calculation of component
dissipations:
Transistor Q 1 = 14.9 mW
Transistor Q 2 = 14.9 raW
Transistor Q 3 = 39.0 mW
Transistor Q4 = 39.0 mW
Transistor Q5 = 48.9 mW
,A
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Resistor R 1 = 12.6 mW
Resistor R,2 = 12.6 mW
Resistor R.3
 = 116.7 mW
At this stress level, the relative percentage of power
consumed by the PNP transistor chips has increasers to approximately
4
	 30 percent of the total circuit power. Since this is in proportion
to the relative cross-sectional a aas of the two silicon dice, the
assumption can be made that the average junction temperatures are
nearly equal,a,very important factor that must be considered when-
ever possible as the power levels are increased.
MC-1525 Life Test Analysis
It can be shown that any imbalance between the currents
of the differential transistors, Q l and Q 3 , has no effect as long
as the sum of the currents remains constant. The circuit analysis
may, therefore, be simplified by the use of a single equivalent
stage in the collector of Q2. Figire A-4 shows this equivalent
circuit.
The circuit may be further simplified by the use of a
Helmholtz-Thevinen equivalent circuit at the input to Q 2 with the
parameters as shown in Figure A-5.
Solving for the currents in Q21 we have:
1	 1
V - Ib R, +(B-+^1) 1bR.3 +Vbe
V = Ib [ R + fi, 3 -1" 1.)  a3 ] 
`f' \Tb
 
e
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22.4 K
	
Q2	
1	 4.2 K
R1	 I4
1 9
	12 R2
	
R3 J13
	
-6 Vdc.
VE — -12 Volts
Figure A-3. MC-1525 Equivalent Circuit
VC = +12 volts	 I
R
	 Qd (eq)
	 VC = +1? V
V" = -12 Vdc	 I	 (-V" -V,4) R.,
°ra
I
I = V	 Vbe
b	
R +(B+1) R.3
1(B + 1) (,T - Vbe)
Ie =
R + (B + 1) R3
1
B (V	 Vbe)I  = Ie (Qeq) _
R. + (B + 1) R3
Evaluating the quantity (V - Vbe ) assuming V. =V be = 0.6 volt
V 1 = (-VEE Vd ) R2 + VR 1 + R2	 d
V/ = C- -12 - 0.61 11.2 x 10 3 + 0.6(11.2 + 22.4) 10
V= 11,._4 +0.6 = 3.8+0.6 =4.4volts
V - Vd = 3.8 volts
The equivalent source resistance, neglecting the dynamic resistance
of the diode, is
R. R.
	
11.2 x 22.. 4 x 103	 22.4^2R. 1^	 +	 .	 3
1
R	 7.47 kn
R. _
t
A-17
Assuming a beta of 50 which corresponds to an a = 0.98, then
zb =
	
	
3.8
	
=48µA
(7.47 + 51 x 1.4) x 10
i
VR 3 =(B+ 1) IbRE=51 x48x10-6x1.4x1.03
VR 
3 
= 3.4 volts
V  (Q2)
	
VR .3 + VEE
VE(Q2) = 3.4 + (-12) = -8.6 volts
V^((^) _ -6.6 -, volts2
V^E(Q) = 2.0 volts
2
IO(Q2) =BIb=50x48=2.4mA
VR,2 = VR3 + Vbe - Vd = 3.4 volts
I = VR2 = 3.4 x 10
-3 0.30 mA2 R 11^2
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and
IE(Qeq ) = IC(Q2) = 2.4 mA
Ve (Qeq ) 
= 
Vbb - Vbe + -6.6 volts
VC (Qeq)	 Vcc - aIe R (eq)
VC (Q) =12 - 9.9 = 2.1 volts
eq
Vice(Q) = 2.1 - (-6.6) = 8.7 volts
eq
Calculating the total power
PT = VCC ICC + VEE IEE + VBB Ibb(eq)
PT = 12 x 2.35 x 10-3 + (+12) (0.3 + 2.45)10 -3 + (-6)(+48)10- 6
PT=60.9mW
The power dissipation in each element in the device can now be
evaluated
"RI	 (I2 +Ib ) 2 R.1 	(0.348 x 10- 6 ) 2 x 22.4 x 103
PRI =2.7mW
I
4
PR2 = I22 R2 = (0.3 x 10" 3 ) 2 x 11.2 x 103
PR2 =1.0mW
`PR = 132 R = C (B + 1) Ib ] 2 R. = C 5 1 x 48 x 10_ 6 1 2 1.4 x 103
PR = 8.4 mW
Neglecting the Vbe Ib term
PQ2 = Ic VEE = 2.0 x 2.4 x 10-3
PQ 2 = 4.8 mW
Assuming a (Qeq) = 1 r
i
PR, (eq)	(Ic (Qeq)) Req = (2.85 x 10 3 ) 2 x 4.2 x 103
PR,(eq) = 23.4 mW
Assuming matched conditions on the differential transistors, Q l and
Q, this power may be assumed to divide equally, so that one-half of
the above power is dissipated in each resistor. The power dissipated
in each resistor is then
P	 P	 11.6 mWR4	 RS
rr
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wrrlic^'rda','^a',_^•
Using the value calculated for VCE(Qe ) and assuming a matched
condition (0 offset), then	 ^
i 1PQ1 = PQ3 - 7 (VCE IC)
PQ1 -= PQ3 = -T (8.7 x 2.35)
PQ 1 = PQ 3 20.4 mW
PD1 -, 0.6x0.3 =0.18mW
Approximately 58 percent of the power is being dissipated in the
resistor network and approximately 14 percent is dissipated in
each of the input transistors, Q l and Q3, and 14 percent in the
current source transistor, Q2'
MC-1530 100-Milliwatt Test Circuit
The life test circuit for the 100-milliwatt test is shown
in Figure A-6. In calculating the power dissipated in each circuit
element, the external capacitance can be disregarded for its purpose
is to suppress random oscillations that can occur if the circuit is
not properly designed. Considering the input differential stage of
the amplifier, we determine the voltages at different points in the
circuit and thus estimate the power dissipated in the elements of
that section of the device. If we assume that the input differential
transistors are matched, the circuit may be redrawn as shown in
Figure A-6 for the bias conditions shown in Figure A-7.
I
0	 .+^„Tt	 .....,^.,.,^r:...._,.....
.% h	 ..0	 T1	 Y.. 4 IT
'EE = v v
Figure A 7 5. MC-1530 Operating Life Test Circuit
A-22	 6051-3-7
11
+V cc
-1 6 v
ITolo Qll(B)
=
EE 
6 V
' 
Figure A-7. MC-1530 Level. Shifter Section
VE-Q4 = VE-Q5 ' VR-Q4 - 0.7
VE-Q4 X2.2 - 0.7 - 1.5 volts
(9)
4
Assuming tx = 1 for both transistors, we may then calculate
the voltage at the 'case of Q3 and use the voltage to calculate the
current through R21 which is approximately equal to the collector
current. Assuming Vd 0.7 volt and Ib ' 0.
V	
w -6 +2(0.7TR.5^ ^ - 3.2 V	 (6)B--Q3 "	 R4 + R,Si
then
VEE	 (VB-Q3 - 0.,7) tiIR	 l.0 mfi	 (7)2	 R2
Then assuming that IC-Q1 ^ IC-Q2	 1/2 IC-Q3 (a = 1) and resistors
Rl and R3 are matched, the voltage at the collectors of Ql and Q2
can be determined neglecting the base currents of Q 4 and Q 5 by the
equation.
'R.3	 (VEE + 1.4) R,5
VC-Ql ^ VC-Q2 N VCC R	 VEE + d.7 -	 R.4 +R5 -- (g)
VC-Q2 N +2.2 volts
This voltage also appears at the bases of Q 4 and Q 5 . The voltage at
the emitter of these transistors is then:
x
14
and
1.5 volts
zR6 114-11 1.5 K 	 1 mA
The voltage at the collector of QS is then
VC-Q5 = VAC - IC-Q5 R 7
	 (10)	 M
assuming that transistors Q 4 and Q5 are matched and a ;^e 1, then
VC-Q5 = VCC - IC R7	 (11)
a
VC-Q5	 6 - (0.5 x 3);:^j 4.5 volts
and ,
VC-Q6	 3.8 Vdc
The meshes of the circuit consisting of R.8, D30 and Q7 may be
analyzed in the following manner. The diode D 3 is formed as a
transistor with the collector, shorted to the base. The section
is redrawn as shown in Figure A=8.
The current through the transistor connected as D 3 will be
-V -V
 -VBEIR 
8	 R8
	(12)
6 - 0.7
	 5.4 _
IR.8 ^ ^	 3^+ 1.58
If the transistors are identical, then the current in the emitter of
Q 7 will be equal to the current of the emitter of the diode connected
transistor D3
0 
Assuming further that a = 1 then IC-Q7 = I R and the
8
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collector of 0-7 behaves as a collector of a common base stage and
may be represented as a current source equal to 1.58 M.
The level shifting and output stages may then be redrawn
as shown in Figure A-9. We can determine the voltage at the base
of Q8 as being two diode drops removed from -V EE Therefore:
- V E-Q6 - V EE - 164
IR.9
	
--	 R,9 (13)
3.8 + 6 - 1.4
IR9 , * 6 x 10 
T— - 1. 4 mA
Summing the currents at the baseof Qneglecting the base;e
current of Q81 we have
IR	+ I R.
9
	IQ7	 (14)10
and
Eo = I R.10 R.10 + V B-Q8	 (15)
IR R10 + VEE + 1.4 v.10
Substituting equations 7, 8 and 9 into equation 10 and simpIfying
we have:
R,10
	
R10 _	 R,10	 RIO	 R10E 0 -VEE R.	
1 _ V
E-Q6 R
	 R,	 =+ 1.4	 (16)77	 R,, + I,
	 '9	 9	 !9	 '8
30E	 6	 3.830+1.4 (T3O- 30 +;. g0
E	 0. 16 volt
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cc
E0
IThis value is in error due to the approximation that a = 1, as
well as due to the round off of the value calculated for VE-Q6.
Were we to reflect this value of voltage back to the input,
assuming typical gain, it would result in an offset of approximately
-0.3 millivolt. This value is small considering the typical value
of l millivolt given for this device.
Using the value of E o
 calculated above then;
VC-Q6 = E o + 0.7 = VC-Q6 volts
I	 = VCG VC-Q6
R
IR	 = 5 . K4 = 1.02 mA11
The combination of D4 and Q10 is in the same form as D 3 and Q7
except that the transistor Q10 is made up of three transistors
connected in parallel, each of which is identical with the diode
connected transistor. The emitter current of each, assuming
identical characteristics, will be equal to the emitter current
of D4
 and the total current which flows in Q 10 will be approximately
equal to three times the current which flows in D 4 , which is approxi-
mately 1.38 M, as calculated above. The current in the output
transistors will be:
IC-Q10 r-'I IC-Q9 —, 3 x 1.02
Using the values of the currents and voltages that have been
calculated for typical component values, the power dissipation
in each component is tabulated below for the 100 milliwatt level.
PR1 1.9 mW PQ 1 15 mW PD 1	 0.8
.	
PR2 2.2 mW P Q 2 1.7 mW PD2	 0.8
PR3 1.9 mW PQ3 1.5 mW PD3	 2.2
PR4 1.4 mW PO 2.3 mW
PR5 3.1 mW PQ5 1.5 mW
PR6 1.5 mW PQ6 3.1 mW
PR7 0. 8 mW PQ 7 2.2 mW
PR8 8.6 mW PQ8 6.2 mW
PR9 11.8 mW PQ 9 17.9 mW
PR-10 0.8 mW PQ 10 1.8.9 mW
PR11 5.2 mW
P Tran--
Total PR ;:e 39.2 mW sistor - 56.8 mW Pp P.:^ 3.8 mW
4	 N
'total power = 99.8 milliwatts
MC-1530 - 300-Milliwatt Life Test
The test circuit used in the 300-milliwatt test is a
modification of the 100-milliwatt test circuit. This modification
consists of connecting a variable resistance between pin 7 and 8,
which effectively varies the resistance of R9 1, 	 has been
empirically determined that the value of resistance used to produce
300 milliwatts does not cause significant loading on the input
differential stage. The operation of Q4 and Q 51 the second
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differential pain, is also not appreciably affected. We can,
therefore, represent the circuit operating at the 300-milliwatt
Level with the network shown in Figure A-10. The resistor R 
represents the parallel combination of R 9 and the external
rheostat.
From figure A-10 it is seen that the total power supplied
by Vcc and VEE must equal the sum of the power in the box represent-
ing the differential amplifier and the Q 7 current source, and that
A zCC and A IEE differ by 0.5 mA . The power which must be dissipated
in the output section is teen.;
300 - 33	 267 mW
by inspection 61 EE + 0.5 = 61 cc
and
_ 267 - 3.0EE - --^^--- - 22 mA
The power dissipated in the shunt resistor must be
considered. It was experimentally determined that the 300 milliwatts
could be achieved with a nominal shunt resistance of 570 ohms and
a current drain of approximately 30 milliamperes would yield the
proper power dissipation. At these conditions the total Dower
supplied per device is 360 milliwatts of which approximately 60
milliwatts is dissipated in the external resistor. The average
voltage across Rk was determined to be 5.7 volts. The valve R  can
be determined by
(Rsh) (R'9)
Rk - Rs h R.9
R	
570 x 6000 520 ohms
k	 570
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*	 F
aWM^
x
-VEE 6 V
Figure A-94'. MC-1530 - 300 Milliwatt Life Test
Equivalent Circuit
6055-3-7
y
adjusting AIE , for the power in the shunt resistor, we have
41	 22 22 + 12
P;, IEE	 27 mA I
IRk can be determined by
V
Rk Rk
1Rk 55 11.0 mA
and
Ib-Q8 s IRk IQ7 - IR10
neglecting IR1.0 which will be quite small
IR _Q8 11.0- 1.69.4mA
since the collector load resistance, R 11 , is equal to 5k, Q 8 will
be saturated as, for that matter, will be Q10. The distribution
of current between the output loop (Q9 and Q10 ) and the driver loop
(R11 , Q8, and D3 ) will be determined by the difference between VSAT
of transistors Q8 and Q10 and the difference between VBE , Q91 and
VD3 . This renders the circuit .indeterminate to piecewise linear
analysis.
The emitter current in Q8 is equal to the sum of the base and
collector currents. The collector current in Q8 can be determined
by
I= VCC VEE (VD3 VCESAT)^
C -Q8	 R,l l
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The offset voltage for this type of transistor will be on the order
0.1 volt and the value of Rsc will be approximately 75 ohms, at a
level of 2 milliamperes. The value of VSAT will be approximately
0.25 volt and we may assume that VD3 
*4 0.8 volt. Therefore
1C-Q8
	
1-? --^•-	 2 , 2 mA
and
IE-Q8 	 11.6 mA
Regardless of the division of currents between D 3 and Q10 , the sum
of the currents at the emitter node of Q 10 trust be 27 mA therefore
IC-Q10 " 27 - 11.6 - 1.6 = 13.8 mA
The voltage at the emitter of Q 6 was found to average 1.2 volts;
therefore:
VCE-Q6	 6	 1.2 = 4.8 volts
and assuming VBR N 0.7 volt
VR7 = 4.1 volts
In the foregoing analysis, the current in R. 10 has been ignored as
has the base current in Q9.
The power in the critical elements may now be evaluated. Since Q10
is saturated, most of the power in the output loop will appear at
Q9 . Power in the highly stressed components are
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P Q Al l 3, 8 x 12.016 6 mW
PQ6	 4.8 x 9.4	 45 mW
PR1l ;t' 11 x 2.2	 24 mW
	
x
The power dissipated in Q81 Q 10 , and D3 will be approximately
15 milliwatts and the power in R,7 , R.9 , and the current generator,
IQ10, totals 13.2 mill,iwatts.
SN-526 LIFE TEST CIRCUITS
This section analyzes the stress applied to each
identifiable component of the SN-526 operational amplifier while
biased using the circuits selected for life testing. It does not
stress each component on the die surface inasmuch as this die has
more components than used for the circuit operation. This circuit
is actually two circuits in one. It can be divided into two
principal sections. The first section would include an input 	 4
network - differential amplifier combination along with a current
source that makes it possible to use this circuit as a differential
amplifier. The second section is a push-pull output network that
permits this circuit to be used as an operational amplifier. The
purpose of the second section appears restricted to providing a
voltage translation for operation around zero (ground) volts when
two supplies are used to provide class B operations as an operational
amplifier, and to provide a network capable of driving loads as low
as 500 ohms. In actual performance, the gain of this amplifier is
achieved in its differential input and the open loop voltage gain
(AVOL) characteristics are usually found to be less than one-half
of the measured values of the differential voltage gain (Add)'
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100-Milliwatt Life Test Stress Analysis
The life test selected for tine 100-milliwatt test
consisted. of applying normal biases to VCC and VEE and grounding
input pins 7 and 8. In addition, a 0,01-4F capacitor was connected
between pins 3 and 4 for stabilization purposes. The actual power
level under test was a function of the basic operational character-
istics of these circuits and was not adjusted to the planned 100
milliwat ;s. The forthcoming analysis concluded that typical power
levels, at room temperature and based on Texas Instruments' data
sheet resistor values, would be equal approximately to 130
milliwatts.
For the purposes of analysis, this circuit is divided
into two sections. The schematic diagram found in Figure A-11
outlines the component identification system used in this analysis.
The input network, differential amplifier, voltage divider and the
input circuit source are redrawn as shown in Figure A-12, If one
assumed the transistors Q l and Q2 contribute little to the power
consumption of the circuit and that Q 3
 and Q4 , as well as Q5 and
Q6 , are well enough balanced to assume approximately equal shares
of the current during this test, then the equivalent circuit drawn
in Figure A-12 is adequate for this power distribution analysis.
The current will be controlled by the basic do current
and voltage relationships required between points A, D, and E
because, in this circuit, we have essentially a single voltage
network. A system of equations has been generated that permit
these points to be analyzed by simultaneous equations, thereby
permitting the calculation of each component's current load. This
series of equations has used the value of 0.720 for the value of VBE.
It is also assumed tha a = 1.0.
I
S
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+24 V
RVI	 k
3.48 K
R V2
19, 3 K
F
RV3
13.7 K
A
R V4
3.97 K
With the circuit redrawn in this manner, we can now
assume that:
IRE 7 8 ^ IRC 8 + IRC 3 4	 (17)
Since.
I	
- 
I'RE6 5 x RE6 5 + VBE
R.0 3 4	 R.0 34
then
I 
RC34
` 0.88
2.38 I	 +R.E65
VBE
2.38 kQ
or
IR.C34 - 0.370 IRE65 + 0.302	 (18)
substituting equation (18) into equation (17)
IRE 7 8 = T RC8 + 0 370 T	 + 0.302 	 (19)R.E6 5 
and
IRC8 ^ IRE78 -	 0.370 IRE65 - 0.302	 (20)
At the other end of the circuit it is likewise true that for the
current source to function, RE7'8 must receive a part of its
current.
 Q8 . To do this, the vc^):^;e at the base of Q 8
 must
be approximately equal to thatof Q 7 . ?::is would require that the
following condition exist.
IRE78 x 0.93 kit + VBE 2-- 1.44 kQ x IRE65
	 (21)
or
IRE78 - 1.548 IR,E65 - 0.774
	 (22)
A-39
Substituting equation (22) in equation (23)
IRC8 ^ (1.548 - 0.370) IRE65 - (0. 30 2 + 0.774)
or
IRC8 ^ 1.178 IRE65 - 1.076
	
(23)
Since IRC8 is being drawn for the voltage divider, the current
flowing in RV12(' e.) RVl' RV2) consists of that current due to
IRC8 as well as that from the resistor network called IR . There-
fore, IRV12 can be represented as follows:
IRV12 _ IR + IRC8	 (24)
The voltage at point G (the base of Q 7) is equal to
3'97k (24 - I
	 x 22.78K) and I
	 x0.93k + V17.677	 RV12	 RE78	 BE
or
17.	 RV123.97k (24v - I	 x 22.78 kQ) = I	 x 0.93k + V	 (25)RE78	 BE
Since by def inition
	
.'
v
d RV3 + RV4
IR RV + RV
or
Solving equation (27) for IRC8 gives;
IRC8 = -0.416 IRC78 + 0.732 mA
	 (28)
Comparing equation (20) and (28) gives an expression in IRE78 and
IRE6 5 such that
1.416 IRE78 - 0.37 IR.E6 5 + 1.034 mA	 0
	
(29)
Solving equations (22) and (29) as a set of simultaneous equations
it is found that
IRE65 = 1.169 mA
From this other critical values are found to be equal to:
IRE78 = 1.036 mA
IRC34 = 0.735 mA
IRC8 " 0.301 mA
	
f
IR	 = 0.424 mA
Using these figures, the approximate current-voltage relationship
for the first half of this circuit can be derived and aie found in
Table A- I .
The output stage is designed for current amplification
and to establish signal zero at pin 1 at ground potential. Since
the output hcs been designed to operate class B,we, for the purposes
of this analysis, will neglect the base current existing in the
output transistors Q ll and 413. Neglecting the output transistors,
TABLE A- I
SUMMARY OF 100-MW LIFE TEST
FOR SN-526 POWER. DISTRIBUTION
Circuit Element Voltage (Volts)'Current (mA) Power (mW)
Q 1 12.7 0.01 0.127Q 2 12.7 0.01 0.127
Q 3 11.70 0.368 4.30
Q4 7.1.70 0.368 4.30
Q5 15.063 0.584 8.80
Q6 15.063 0.584 8.80
Q 7 9.586 0.735 7.04
Q8 7.320 0.301 2.203
Qg 10.00 0.0292 2.431
410 12.720 0.683 8.68
Q ll 12.720 1.253 15.60
Q 12 12.00 1.0 12
Q13 12.00 1.0 12
RC12 = 7.Ok ohms 0.20 0.020 0.004
R.C3 = 4.75k ohms 1.74 0.368 0.640
RC4 = 4.75k ohms 1.74 0.368 0.640
RE78 = 930 ohms 0.974 1.036 0.997
R.E65 = 880 ohms 1.03 1.169 1.200
RC5 = 10.2k ohms 5.95 0.584 3.490
R,C6 = 10.2k,ohms 5.95 0.584 3.49
RC8	 2.7k ohms 0.814 0.301 0.245
Rc65 = 1 . 44k ohms 1.68 1.169 1.963
RV1	 3.48k ohms 2.00 0.575 1.150
RV2 = 19.3k ohms 11.10 0.575 6.38
RV3	 13.k ohms 5.80 0.424 2.46
RV4 - 3.97k ohms 1.680 0.424 0.712
R.E9 = 6.6k ohms 1.28 0.194 0.248
RB11 = 700 ohms 0.027 0.01,5
RE10 = 9.Ok ohms 11.28 1.253 14.1,33
REll = 16.5k ohms 11.28 0.684 7.704
129.8
x
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VCC
resistor and the 225k-ohm resistor are the values of RE11 and RE10
referred to the base of transistors Q .11 and Q 14 , respectively,
assuming a transistor beta of 25. The base emitter junctions can
then be represented as diodes.
Neglecting the current supplied by the collector of Q9,
the voltage at the base of Q12 is seen to be -2.58 volts and at the
base of Q13 the voltage is -4.05 volts. These voltages will be
modified (made more positive) by the current supplied by Q9.
Analysis of the structure of Q_9 showed that the base
emitter of this transistor is shunted by a NY diode formed by low
resistivity N diffusion into the base region of Q 9 , This would
produce a transistor of low a, the value of which would depend on
the voltage and current levels applied. Therefore, the assumption
of a -;e 1 is NOT valid for this device.
It we assume that the output is approximately 0 volts,
then the voltage at the base of Q12 will be +0.72 and the voltage
at the base of Q13 will be approximately -0.72. Assuming 0 base
current in both output transistors, it is seen that IRE10 is 1.253 mA
and IR.E11 is 0.684 mA
Referring to the circuit shown in Figure A -13, the current
which must be supplied by 0 to establish these voltages may be
calculated.
With -0.72 volt at RE10(eq) it can be seen that there must
be 0.0.565 mA flowing in RE10(eq) . The current flowing from the
position supply, I RE 111 will be, under these conditions, 0.0273 M.
The current supplied by Q 9 will be, then, approximately 0.0292 ri-A.
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It can be seen that the base emitter voltages 0-12 and Q13
are at the threshold of base current flow. It is conceivable, there-
fore, that some emitter current is flowing in both transistors, Under
the 100-mW life test condition, there is no external load on the output_,
because the geometry of Q10 and Q12 is identical with the geometry of
Qll and Q13'Since they are effectively biased at equivalent impedance 	
.
levels the current flowing in output transistors will be nearly equal
to that which flows in Ql0 and Qll . If we, for convenience, assume
that the current flowing is equal to l mk, then the power dissipated
in each output transistor will be 12 mW and the total power dissipated
by the circuit will be approximately 130 mW which is consistent with
the published typical value for this device.
300-mW LIFE TEST ANALYSIS
The major difference between this test (shown in Figure A-14)
and the 100-mW test is that the stresses applied to the circuits are
not equally distributed as they were in the 100-milliwatt test. To
obtain the overstress conditions and to stress the stability
characteristics of the output section of the operational amplifier,
it was decided to concentrate the major portion of the power stress
on the output Class B amplifier section, with less concentration on
the input-differential network. In this program, the evaluation is
principally interested in the SN-526's characteristics as an
operational amplifier. However, to obtain over 500 millawatts of
total circuit stress as required in the power step stress tests, it
was necessary to also load the outputs of the differential amplifier.
For this test condition, the analysis can be simplified.
If the input network and differential amplifier can be redrawn as.
shown in Figure A-15, then it is noted that the current values are
controlled by the voltage level at Point A. Using this fact, it is
then an easy task to compute the currents in this section. They are
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Figure A-14. Equivalent Power Test Circuit Input-Differential
Amplifier Section of SN-526 - 300 mW Operating
Life Test
summarized in Table A-II, Using the same basic analogy as in 0.1e
100-mW analysis to describe the output of the SN-526, Figure A-16,
it is seen that the various load conditions do not appreciably
change the power load carried by the majority of the components
in this output section. Inasmuch as the potentiometer used to
simulate a load was adjusted for each device, the estimated powe. 	 x
load fo.r Q12 was arrived at by subtracting the dissipation of the
remainder of the circuit and receiving a normalized value of load
for that one element.
TABLE A-II
SUMMARY OF 300-MILLIWATT LIFE TEST
FOR SN-526 POWER DISTRICUTION
'Circuit Element
	
Voltage	 Current	 Power
I	 (volts)
	 ,	 (mA)	 (MW)
Q3
) 4Q 7Q4 !	 19.645i 1.00 19.645Q 5 13.416 0.938 }	 12.584
Q6 13.416 0.938 12.584	 i
Q 8 6.972 x.129 7.871
Q 9 6.888 ;	 0.168 6.197
Q10 15.12 0.80 12.096Q 11 0
Q12 8.72 14.774 128.831
Q13 15.28 1.5 22.92
RC 12= 10k ohms -	 I
R,C3	= 4.75k ohms 2.375 0.500 1.187
RC4	 = 4.75k ohms 2.375 0.500 1.187
RE78 = 930 1.980 2.129 4.215	 i
RE65	 880 1.650 1.875 3.094	 y
R,C5	= 10.2k ohms 9.568 0.938 8.974
RC6	 = 10.2k ohms 9.568 0.938 8.974
RC8	 = 2.7k ohms 3.048 1.129 3.441
RC65 = 1.44k ohms 2.700 1.875 5.062
RV1	 = 3.48k ohms 1.834 0.527 0.966
RV2	 = 19.3k ohms 10.171 0.527 5.360
RV3	 = 13.7k ohms 9.302 0.679 6.316
RV4	 = 3.97k ohms 2.696 0.679 1.830
RE9	 = 6.6k ohms 1.112 0.168 0.187
RB11	 700k ohms -,0
R'E10 = 9.Ok ohms 14.40 1.586 22.648
R,Ell = 16.5k ohms - 8.00 0.485 3.880
r
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